| /****************************************************************************** |
| * |
| * Name: xmac_ii.h |
| * Project: Gigabit Ethernet Adapters, Common Modules |
| * Version: $Revision: 2.15 $ |
| * Date: $Date: 2006/02/16 14:27:02 $ |
| * Purpose: Defines and Macros for Gigabit Ethernet Controller |
| * |
| ******************************************************************************/ |
| |
| /****************************************************************************** |
| * |
| * LICENSE: |
| * (C)Copyright 1998-2002 SysKonnect. |
| * (C)Copyright 2002-2006 Marvell. |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License as published by |
| * the Free Software Foundation; either version 2 of the License, or |
| * (at your option) any later version. |
| * The information in this file is provided "AS IS" without warranty. |
| * /LICENSE |
| * |
| ******************************************************************************/ |
| |
| #ifndef __INC_XMAC_H |
| #define __INC_XMAC_H |
| |
| #ifdef __cplusplus |
| extern "C" { |
| #endif /* __cplusplus */ |
| |
| /* defines ********************************************************************/ |
| |
| /* |
| * XMAC II registers |
| * |
| * The XMAC registers are 16 or 32 bits wide. |
| * The XMACs host processor interface is set to 16 bit mode, |
| * therefore ALL registers will be addressed with 16 bit accesses. |
| * |
| * The following macros are provided to access the XMAC registers |
| * XM_IN16(), XM_OUT16, XM_IN32(), XM_OUT32(), XM_INADR(), XM_OUTADR(), |
| * XM_INHASH(), and XM_OUTHASH(). |
| * The macros are defined in SkGeHw.h. |
| * |
| * Note: NA reg = Network Address e.g DA, SA etc. |
| * |
| */ |
| #define XM_MMU_CMD 0x0000 /* 16 bit r/w MMU Command Register */ |
| /* 0x0004: reserved */ |
| #define XM_POFF 0x0008 /* 32 bit r/w Packet Offset Register */ |
| #define XM_BURST 0x000c /* 32 bit r/w Burst Register for half duplex*/ |
| #define XM_1L_VLAN_TAG 0x0010 /* 16 bit r/w One Level VLAN Tag ID */ |
| #define XM_2L_VLAN_TAG 0x0014 /* 16 bit r/w Two Level VLAN Tag ID */ |
| /* 0x0018 - 0x001e: reserved */ |
| #define XM_TX_CMD 0x0020 /* 16 bit r/w Transmit Command Register */ |
| #define XM_TX_RT_LIM 0x0024 /* 16 bit r/w Transmit Retry Limit Register */ |
| #define XM_TX_STIME 0x0028 /* 16 bit r/w Transmit Slottime Register */ |
| #define XM_TX_IPG 0x002c /* 16 bit r/w Transmit Inter Packet Gap */ |
| #define XM_RX_CMD 0x0030 /* 16 bit r/w Receive Command Register */ |
| #define XM_PHY_ADDR 0x0034 /* 16 bit r/w PHY Address Register */ |
| #define XM_PHY_DATA 0x0038 /* 16 bit r/w PHY Data Register */ |
| /* 0x003c: reserved */ |
| #define XM_GP_PORT 0x0040 /* 32 bit r/w General Purpose Port Register */ |
| #define XM_IMSK 0x0044 /* 16 bit r/w Interrupt Mask Register */ |
| #define XM_ISRC 0x0048 /* 16 bit r/o Interrupt Status Register */ |
| #define XM_HW_CFG 0x004c /* 16 bit r/w Hardware Config Register */ |
| /* 0x0050 - 0x005e: reserved */ |
| #define XM_TX_LO_WM 0x0060 /* 16 bit r/w Tx FIFO Low Water Mark */ |
| #define XM_TX_HI_WM 0x0062 /* 16 bit r/w Tx FIFO High Water Mark */ |
| #define XM_TX_THR 0x0064 /* 16 bit r/w Tx Request Threshold */ |
| #define XM_HT_THR 0x0066 /* 16 bit r/w Host Request Threshold */ |
| #define XM_PAUSE_DA 0x0068 /* NA reg r/w Pause Destination Address */ |
| /* 0x006e: reserved */ |
| #define XM_CTL_PARA 0x0070 /* 32 bit r/w Control Parameter Register */ |
| #define XM_MAC_OPCODE 0x0074 /* 16 bit r/w Opcode for MAC control frames */ |
| #define XM_MAC_PTIME 0x0076 /* 16 bit r/w Pause time for MAC ctrl frames*/ |
| #define XM_TX_STAT 0x0078 /* 32 bit r/o Tx Status LIFO Register */ |
| |
| /* 0x0080 - 0x00fc: 16 NA reg r/w Exact Match Address Registers */ |
| /* use the XM_EXM() macro to address */ |
| #define XM_EXM_START 0x0080 /* r/w Start Address of the EXM Regs */ |
| |
| /* |
| * XM_EXM(Reg) |
| * |
| * returns the XMAC address offset of specified Exact Match Addr Reg |
| * |
| * para: Reg EXM register to addr (0 .. 15) |
| * |
| * usage: XM_INADDR(IoC, MAC_1, XM_EXM(i), &val[i]); |
| */ |
| #define XM_EXM(Reg) (XM_EXM_START + ((Reg) << 3)) |
| |
| #define XM_SRC_CHK 0x0100 /* NA reg r/w Source Check Address Register */ |
| #define XM_SA 0x0108 /* NA reg r/w Station Address Register */ |
| #define XM_HSM 0x0110 /* 64 bit r/w Hash Match Address Registers */ |
| #define XM_RX_LO_WM 0x0118 /* 16 bit r/w Receive Low Water Mark */ |
| #define XM_RX_HI_WM 0x011a /* 16 bit r/w Receive High Water Mark */ |
| #define XM_RX_THR 0x011c /* 32 bit r/w Receive Request Threshold */ |
| #define XM_DEV_ID 0x0120 /* 32 bit r/o Device ID Register */ |
| #define XM_MODE 0x0124 /* 32 bit r/w Mode Register */ |
| #define XM_LSA 0x0128 /* NA reg r/o Last Source Register */ |
| /* 0x012e: reserved */ |
| #define XM_TS_READ 0x0130 /* 32 bit r/o Time Stamp Read Register */ |
| #define XM_TS_LOAD 0x0134 /* 32 bit r/o Time Stamp Load Value */ |
| /* 0x0138 - 0x01fe: reserved */ |
| #define XM_STAT_CMD 0x0200 /* 16 bit r/w Statistics Command Register */ |
| #define XM_RX_CNT_EV 0x0204 /* 32 bit r/o Rx Counter Event Register */ |
| #define XM_TX_CNT_EV 0x0208 /* 32 bit r/o Tx Counter Event Register */ |
| #define XM_RX_EV_MSK 0x020c /* 32 bit r/w Rx Counter Event Mask */ |
| #define XM_TX_EV_MSK 0x0210 /* 32 bit r/w Tx Counter Event Mask */ |
| /* 0x0204 - 0x027e: reserved */ |
| #define XM_TXF_OK 0x0280 /* 32 bit r/o Frames Transmitted OK Conuter */ |
| #define XM_TXO_OK_HI 0x0284 /* 32 bit r/o Octets Transmitted OK High Cnt*/ |
| #define XM_TXO_OK_LO 0x0288 /* 32 bit r/o Octets Transmitted OK Low Cnt */ |
| #define XM_TXF_BC_OK 0x028c /* 32 bit r/o Broadcast Frames Xmitted OK */ |
| #define XM_TXF_MC_OK 0x0290 /* 32 bit r/o Multicast Frames Xmitted OK */ |
| #define XM_TXF_UC_OK 0x0294 /* 32 bit r/o Unicast Frames Xmitted OK */ |
| #define XM_TXF_LONG 0x0298 /* 32 bit r/o Tx Long Frame Counter */ |
| #define XM_TXE_BURST 0x029c /* 32 bit r/o Tx Burst Event Counter */ |
| #define XM_TXF_MPAUSE 0x02a0 /* 32 bit r/o Tx Pause MAC Ctrl Frame Cnt */ |
| #define XM_TXF_MCTRL 0x02a4 /* 32 bit r/o Tx MAC Ctrl Frame Counter */ |
| #define XM_TXF_SNG_COL 0x02a8 /* 32 bit r/o Tx Single Collision Counter */ |
| #define XM_TXF_MUL_COL 0x02ac /* 32 bit r/o Tx Multiple Collision Counter */ |
| #define XM_TXF_ABO_COL 0x02b0 /* 32 bit r/o Tx aborted due to Exces. Col. */ |
| #define XM_TXF_LAT_COL 0x02b4 /* 32 bit r/o Tx Late Collision Counter */ |
| #define XM_TXF_DEF 0x02b8 /* 32 bit r/o Tx Deferred Frame Counter */ |
| #define XM_TXF_EX_DEF 0x02bc /* 32 bit r/o Tx Excessive Deferall Counter */ |
| #define XM_TXE_FIFO_UR 0x02c0 /* 32 bit r/o Tx FIFO Underrun Event Cnt */ |
| #define XM_TXE_CS_ERR 0x02c4 /* 32 bit r/o Tx Carrier Sense Error Cnt */ |
| #define XM_TXP_UTIL 0x02c8 /* 32 bit r/o Tx Utilization in % */ |
| /* 0x02cc - 0x02ce: reserved */ |
| #define XM_TXF_64B 0x02d0 /* 32 bit r/o 64 Byte Tx Frame Counter */ |
| #define XM_TXF_127B 0x02d4 /* 32 bit r/o 65-127 Byte Tx Frame Counter */ |
| #define XM_TXF_255B 0x02d8 /* 32 bit r/o 128-255 Byte Tx Frame Counter */ |
| #define XM_TXF_511B 0x02dc /* 32 bit r/o 256-511 Byte Tx Frame Counter */ |
| #define XM_TXF_1023B 0x02e0 /* 32 bit r/o 512-1023 Byte Tx Frame Counter*/ |
| #define XM_TXF_MAX_SZ 0x02e4 /* 32 bit r/o 1024-MaxSize Byte Tx Frame Cnt*/ |
| /* 0x02e8 - 0x02fe: reserved */ |
| #define XM_RXF_OK 0x0300 /* 32 bit r/o Frames Received OK */ |
| #define XM_RXO_OK_HI 0x0304 /* 32 bit r/o Octets Received OK High Cnt */ |
| #define XM_RXO_OK_LO 0x0308 /* 32 bit r/o Octets Received OK Low Counter*/ |
| #define XM_RXF_BC_OK 0x030c /* 32 bit r/o Broadcast Frames Received OK */ |
| #define XM_RXF_MC_OK 0x0310 /* 32 bit r/o Multicast Frames Received OK */ |
| #define XM_RXF_UC_OK 0x0314 /* 32 bit r/o Unicast Frames Received OK */ |
| #define XM_RXF_MPAUSE 0x0318 /* 32 bit r/o Rx Pause MAC Ctrl Frame Cnt */ |
| #define XM_RXF_MCTRL 0x031c /* 32 bit r/o Rx MAC Ctrl Frame Counter */ |
| #define XM_RXF_INV_MP 0x0320 /* 32 bit r/o Rx invalid Pause Frame Cnt */ |
| #define XM_RXF_INV_MOC 0x0324 /* 32 bit r/o Rx Frames with inv. MAC Opcode*/ |
| #define XM_RXE_BURST 0x0328 /* 32 bit r/o Rx Burst Event Counter */ |
| #define XM_RXE_FMISS 0x032c /* 32 bit r/o Rx Missed Frames Event Cnt */ |
| #define XM_RXF_FRA_ERR 0x0330 /* 32 bit r/o Rx Framing Error Counter */ |
| #define XM_RXE_FIFO_OV 0x0334 /* 32 bit r/o Rx FIFO overflow Event Cnt */ |
| #define XM_RXF_JAB_PKT 0x0338 /* 32 bit r/o Rx Jabber Packet Frame Cnt */ |
| #define XM_RXE_CAR_ERR 0x033c /* 32 bit r/o Rx Carrier Event Error Cnt */ |
| #define XM_RXF_LEN_ERR 0x0340 /* 32 bit r/o Rx in Range Length Error */ |
| #define XM_RXE_SYM_ERR 0x0344 /* 32 bit r/o Rx Symbol Error Counter */ |
| #define XM_RXE_SHT_ERR 0x0348 /* 32 bit r/o Rx Short Event Error Cnt */ |
| #define XM_RXE_RUNT 0x034c /* 32 bit r/o Rx Runt Event Counter */ |
| #define XM_RXF_LNG_ERR 0x0350 /* 32 bit r/o Rx Frame too Long Error Cnt */ |
| #define XM_RXF_FCS_ERR 0x0354 /* 32 bit r/o Rx Frame Check Seq. Error Cnt */ |
| /* 0x0358 - 0x035a: reserved */ |
| #define XM_RXF_CEX_ERR 0x035c /* 32 bit r/o Rx Carrier Ext Error Frame Cnt*/ |
| #define XM_RXP_UTIL 0x0360 /* 32 bit r/o Rx Utilization in % */ |
| /* 0x0364 - 0x0366: reserved */ |
| #define XM_RXF_64B 0x0368 /* 32 bit r/o 64 Byte Rx Frame Counter */ |
| #define XM_RXF_127B 0x036c /* 32 bit r/o 65-127 Byte Rx Frame Counter */ |
| #define XM_RXF_255B 0x0370 /* 32 bit r/o 128-255 Byte Rx Frame Counter */ |
| #define XM_RXF_511B 0x0374 /* 32 bit r/o 256-511 Byte Rx Frame Counter */ |
| #define XM_RXF_1023B 0x0378 /* 32 bit r/o 512-1023 Byte Rx Frame Counter*/ |
| #define XM_RXF_MAX_SZ 0x037c /* 32 bit r/o 1024-MaxSize Byte Rx Frame Cnt*/ |
| /* 0x02e8 - 0x02fe: reserved */ |
| |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * XMAC Bit Definitions |
| * |
| * If the bit access behaviour differs from the register access behaviour |
| * (r/w, r/o) this is documented after the bit number. |
| * The following bit access behaviours are used: |
| * (sc) self clearing |
| * (ro) read only |
| */ |
| |
| /* XM_MMU_CMD 16 bit r/w MMU Command Register */ |
| /* Bit 15..13: reserved */ |
| #define XM_MMU_PHY_RDY (1<<12) /* Bit 12: PHY Read Ready */ |
| #define XM_MMU_PHY_BUSY (1<<11) /* Bit 11: PHY Busy */ |
| #define XM_MMU_IGN_PF (1<<10) /* Bit 10: Ignore Pause Frame */ |
| #define XM_MMU_MAC_LB (1<<9) /* Bit 9: Enable MAC Loopback */ |
| /* Bit 8: reserved */ |
| #define XM_MMU_FRC_COL (1<<7) /* Bit 7: Force Collision */ |
| #define XM_MMU_SIM_COL (1<<6) /* Bit 6: Simulate Collision */ |
| #define XM_MMU_NO_PRE (1<<5) /* Bit 5: No MDIO Preamble */ |
| #define XM_MMU_GMII_FD (1<<4) /* Bit 4: GMII uses Full Duplex */ |
| #define XM_MMU_RAT_CTRL (1<<3) /* Bit 3: Enable Rate Control */ |
| #define XM_MMU_GMII_LOOP (1<<2) /* Bit 2: PHY is in Loopback Mode */ |
| #define XM_MMU_ENA_RX (1<<1) /* Bit 1: Enable Receiver */ |
| #define XM_MMU_ENA_TX (1<<0) /* Bit 0: Enable Transmitter */ |
| |
| |
| /* XM_TX_CMD 16 bit r/w Transmit Command Register */ |
| /* Bit 15..7: reserved */ |
| #define XM_TX_BK2BK (1<<6) /* Bit 6: Ignor Carrier Sense (Tx Bk2Bk)*/ |
| #define XM_TX_ENC_BYP (1<<5) /* Bit 5: Set Encoder in Bypass Mode */ |
| #define XM_TX_SAM_LINE (1<<4) /* Bit 4: (sc) Start utilization calculation */ |
| #define XM_TX_NO_GIG_MD (1<<3) /* Bit 3: Disable Carrier Extension */ |
| #define XM_TX_NO_PRE (1<<2) /* Bit 2: Disable Preamble Generation */ |
| #define XM_TX_NO_CRC (1<<1) /* Bit 1: Disable CRC Generation */ |
| #define XM_TX_AUTO_PAD (1<<0) /* Bit 0: Enable Automatic Padding */ |
| |
| |
| /* XM_TX_RT_LIM 16 bit r/w Transmit Retry Limit Register */ |
| /* Bit 15..5: reserved */ |
| #define XM_RT_LIM_MSK 0x1f /* Bit 4..0: Tx Retry Limit */ |
| |
| |
| /* XM_TX_STIME 16 bit r/w Transmit Slottime Register */ |
| /* Bit 15..7: reserved */ |
| #define XM_STIME_MSK 0x7f /* Bit 6..0: Tx Slottime bits */ |
| |
| |
| /* XM_TX_IPG 16 bit r/w Transmit Inter Packet Gap */ |
| /* Bit 15..8: reserved */ |
| #define XM_IPG_MSK 0xff /* Bit 7..0: IPG value bits */ |
| |
| |
| /* XM_RX_CMD 16 bit r/w Receive Command Register */ |
| /* Bit 15..9: reserved */ |
| #define XM_RX_LENERR_OK (1<<8) /* Bit 8 don't set Rx Err bit for */ |
| /* inrange error packets */ |
| #define XM_RX_BIG_PK_OK (1<<7) /* Bit 7 don't set Rx Err bit for */ |
| /* jumbo packets */ |
| #define XM_RX_IPG_CAP (1<<6) /* Bit 6 repl. type field with IPG */ |
| #define XM_RX_TP_MD (1<<5) /* Bit 5: Enable transparent Mode */ |
| #define XM_RX_STRIP_FCS (1<<4) /* Bit 4: Enable FCS Stripping */ |
| #define XM_RX_SELF_RX (1<<3) /* Bit 3: Enable Rx of own packets */ |
| #define XM_RX_SAM_LINE (1<<2) /* Bit 2: (sc) Start utilization calculation */ |
| #define XM_RX_STRIP_PAD (1<<1) /* Bit 1: Strip pad bytes of Rx frames */ |
| #define XM_RX_DIS_CEXT (1<<0) /* Bit 0: Disable carrier ext. check */ |
| |
| |
| /* XM_PHY_ADDR 16 bit r/w PHY Address Register */ |
| /* Bit 15..5: reserved */ |
| #define XM_PHY_ADDR_SZ 0x1f /* Bit 4..0: PHY Address bits */ |
| |
| |
| /* XM_GP_PORT 32 bit r/w General Purpose Port Register */ |
| /* Bit 31..7: reserved */ |
| #define XM_GP_ANIP (1L<<6) /* Bit 6: (ro) Auto-Neg. in progress */ |
| #define XM_GP_FRC_INT (1L<<5) /* Bit 5: (sc) Force Interrupt */ |
| /* Bit 4: reserved */ |
| #define XM_GP_RES_MAC (1L<<3) /* Bit 3: (sc) Reset MAC and FIFOs */ |
| #define XM_GP_RES_STAT (1L<<2) /* Bit 2: (sc) Reset the statistics module */ |
| /* Bit 1: reserved */ |
| #define XM_GP_INP_ASS (1L<<0) /* Bit 0: (ro) GP Input Pin asserted */ |
| |
| |
| /* XM_IMSK 16 bit r/w Interrupt Mask Register */ |
| /* XM_ISRC 16 bit r/o Interrupt Status Register */ |
| /* Bit 15: reserved */ |
| #define XM_IS_LNK_AE (1<<14) /* Bit 14: Link Asynchronous Event */ |
| #define XM_IS_TX_ABORT (1<<13) /* Bit 13: Transmit Abort, late Col. etc */ |
| #define XM_IS_FRC_INT (1<<12) /* Bit 12: Force INT bit set in GP */ |
| #define XM_IS_INP_ASS (1<<11) /* Bit 11: Input Asserted, GP bit 0 set */ |
| #define XM_IS_LIPA_RC (1<<10) /* Bit 10: Link Partner requests config */ |
| #define XM_IS_RX_PAGE (1<<9) /* Bit 9: Page Received */ |
| #define XM_IS_TX_PAGE (1<<8) /* Bit 8: Next Page Loaded for Transmit */ |
| #define XM_IS_AND (1<<7) /* Bit 7: Auto-Negotiation Done */ |
| #define XM_IS_TSC_OV (1<<6) /* Bit 6: Time Stamp Counter Overflow */ |
| #define XM_IS_RXC_OV (1<<5) /* Bit 5: Rx Counter Event Overflow */ |
| #define XM_IS_TXC_OV (1<<4) /* Bit 4: Tx Counter Event Overflow */ |
| #define XM_IS_RXF_OV (1<<3) /* Bit 3: Receive FIFO Overflow */ |
| #define XM_IS_TXF_UR (1<<2) /* Bit 2: Transmit FIFO Underrun */ |
| #define XM_IS_TX_COMP (1<<1) /* Bit 1: Frame Tx Complete */ |
| #define XM_IS_RX_COMP (1<<0) /* Bit 0: Frame Rx Complete */ |
| |
| #define XM_DEF_MSK (~(XM_IS_INP_ASS | XM_IS_LIPA_RC | XM_IS_RX_PAGE |\ |
| XM_IS_AND | XM_IS_RXC_OV | XM_IS_TXC_OV | XM_IS_TXF_UR)) |
| |
| |
| /* XM_HW_CFG 16 bit r/w Hardware Config Register */ |
| /* Bit 15.. 4: reserved */ |
| #define XM_HW_GEN_EOP (1<<3) /* Bit 3: generate End of Packet pulse */ |
| #define XM_HW_COM4SIG (1<<2) /* Bit 2: use Comma Detect for Sig. Det.*/ |
| /* Bit 1: reserved */ |
| #define XM_HW_GMII_MD (1<<0) /* Bit 0: GMII Interface selected */ |
| |
| |
| /* XM_TX_LO_WM 16 bit r/w Tx FIFO Low Water Mark */ |
| /* XM_TX_HI_WM 16 bit r/w Tx FIFO High Water Mark */ |
| /* Bit 15..10 reserved */ |
| #define XM_TX_WM_MSK 0x01ff /* Bit 9.. 0 Tx FIFO Watermark bits */ |
| |
| /* XM_TX_THR 16 bit r/w Tx Request Threshold */ |
| /* XM_HT_THR 16 bit r/w Host Request Threshold */ |
| /* XM_RX_THR 16 bit r/w Rx Request Threshold */ |
| /* Bit 15..11 reserved */ |
| #define XM_THR_MSK 0x03ff /* Bit 10.. 0 Rx/Tx Request Threshold bits */ |
| |
| |
| /* XM_TX_STAT 32 bit r/o Tx Status LIFO Register */ |
| #define XM_ST_VALID (1UL<<31) /* Bit 31: Status Valid */ |
| #define XM_ST_BYTE_CNT (0x3fffL<<17) /* Bit 30..17: Tx frame Length */ |
| #define XM_ST_RETRY_CNT (0x1fL<<12) /* Bit 16..12: Retry Count */ |
| #define XM_ST_EX_COL (1L<<11) /* Bit 11: Excessive Collisions */ |
| #define XM_ST_EX_DEF (1L<<10) /* Bit 10: Excessive Deferral */ |
| #define XM_ST_BURST (1L<<9) /* Bit 9: p. xmitted in burst md*/ |
| #define XM_ST_DEFER (1L<<8) /* Bit 8: packet was defered */ |
| #define XM_ST_BC (1L<<7) /* Bit 7: Broadcast packet */ |
| #define XM_ST_MC (1L<<6) /* Bit 6: Multicast packet */ |
| #define XM_ST_UC (1L<<5) /* Bit 5: Unicast packet */ |
| #define XM_ST_TX_UR (1L<<4) /* Bit 4: FIFO Underrun occured */ |
| #define XM_ST_CS_ERR (1L<<3) /* Bit 3: Carrier Sense Error */ |
| #define XM_ST_LAT_COL (1L<<2) /* Bit 2: Late Collision Error */ |
| #define XM_ST_MUL_COL (1L<<1) /* Bit 1: Multiple Collisions */ |
| #define XM_ST_SGN_COL (1L<<0) /* Bit 0: Single Collision */ |
| |
| /* XM_RX_LO_WM 16 bit r/w Receive Low Water Mark */ |
| /* XM_RX_HI_WM 16 bit r/w Receive High Water Mark */ |
| /* Bit 15..11: reserved */ |
| #define XM_RX_WM_MSK 0x03ff /* Bit 11.. 0: Rx FIFO Watermark bits */ |
| |
| |
| /* XM_DEV_ID 32 bit r/o Device ID Register */ |
| #define XM_DEV_OUI (0x00ffffffUL<<8) /* Bit 31..8: Device OUI */ |
| #define XM_DEV_REV (0x07L << 5) /* Bit 7..5: Chip Rev Num */ |
| |
| |
| /* XM_MODE 32 bit r/w Mode Register */ |
| /* Bit 31..27: reserved */ |
| #define XM_MD_ENA_REJ (1L<<26) /* Bit 26: Enable Frame Reject */ |
| #define XM_MD_SPOE_E (1L<<25) /* Bit 25: Send Pause on Edge */ |
| /* extern generated */ |
| #define XM_MD_TX_REP (1L<<24) /* Bit 24: Transmit Repeater Mode */ |
| #define XM_MD_SPOFF_I (1L<<23) /* Bit 23: Send Pause on FIFO full */ |
| /* intern generated */ |
| #define XM_MD_LE_STW (1L<<22) /* Bit 22: Rx Stat Word in Little Endian */ |
| #define XM_MD_TX_CONT (1L<<21) /* Bit 21: Send Continuous */ |
| #define XM_MD_TX_PAUSE (1L<<20) /* Bit 20: (sc) Send Pause Frame */ |
| #define XM_MD_ATS (1L<<19) /* Bit 19: Append Time Stamp */ |
| #define XM_MD_SPOL_I (1L<<18) /* Bit 18: Send Pause on Low */ |
| /* intern generated */ |
| #define XM_MD_SPOH_I (1L<<17) /* Bit 17: Send Pause on High */ |
| /* intern generated */ |
| #define XM_MD_CAP (1L<<16) /* Bit 16: Check Address Pair */ |
| #define XM_MD_ENA_HASH (1L<<15) /* Bit 15: Enable Hashing */ |
| #define XM_MD_CSA (1L<<14) /* Bit 14: Check Station Address */ |
| #define XM_MD_CAA (1L<<13) /* Bit 13: Check Address Array */ |
| #define XM_MD_RX_MCTRL (1L<<12) /* Bit 12: Rx MAC Control Frame */ |
| #define XM_MD_RX_RUNT (1L<<11) /* Bit 11: Rx Runt Frames */ |
| #define XM_MD_RX_IRLE (1L<<10) /* Bit 10: Rx in Range Len Err Frame */ |
| #define XM_MD_RX_LONG (1L<<9) /* Bit 9: Rx Long Frame */ |
| #define XM_MD_RX_CRCE (1L<<8) /* Bit 8: Rx CRC Error Frame */ |
| #define XM_MD_RX_ERR (1L<<7) /* Bit 7: Rx Error Frame */ |
| #define XM_MD_DIS_UC (1L<<6) /* Bit 6: Disable Rx Unicast */ |
| #define XM_MD_DIS_MC (1L<<5) /* Bit 5: Disable Rx Multicast */ |
| #define XM_MD_DIS_BC (1L<<4) /* Bit 4: Disable Rx Broadcast */ |
| #define XM_MD_ENA_PROM (1L<<3) /* Bit 3: Enable Promiscuous */ |
| #define XM_MD_ENA_BE (1L<<2) /* Bit 2: Enable Big Endian */ |
| #define XM_MD_FTF (1L<<1) /* Bit 1: (sc) Flush Tx FIFO */ |
| #define XM_MD_FRF (1L<<0) /* Bit 0: (sc) Flush Rx FIFO */ |
| |
| #define XM_PAUSE_MODE (XM_MD_SPOE_E | XM_MD_SPOL_I | XM_MD_SPOH_I) |
| #define XM_DEF_MODE (XM_MD_RX_RUNT | XM_MD_RX_IRLE | XM_MD_RX_LONG |\ |
| XM_MD_RX_CRCE | XM_MD_RX_ERR | XM_MD_CSA | XM_MD_CAA) |
| |
| /* XM_STAT_CMD 16 bit r/w Statistics Command Register */ |
| /* Bit 16..6: reserved */ |
| #define XM_SC_SNP_RXC (1<<5) /* Bit 5: (sc) Snap Rx Counters */ |
| #define XM_SC_SNP_TXC (1<<4) /* Bit 4: (sc) Snap Tx Counters */ |
| #define XM_SC_CP_RXC (1<<3) /* Bit 3: Copy Rx Counters Continuously */ |
| #define XM_SC_CP_TXC (1<<2) /* Bit 2: Copy Tx Counters Continuously */ |
| #define XM_SC_CLR_RXC (1<<1) /* Bit 1: (sc) Clear Rx Counters */ |
| #define XM_SC_CLR_TXC (1<<0) /* Bit 0: (sc) Clear Tx Counters */ |
| |
| |
| /* XM_RX_CNT_EV 32 bit r/o Rx Counter Event Register */ |
| /* XM_RX_EV_MSK 32 bit r/w Rx Counter Event Mask */ |
| #define XMR_MAX_SZ_OV (1UL<<31) /* Bit 31: 1024-MaxSize Rx Cnt Ov */ |
| #define XMR_1023B_OV (1L<<30) /* Bit 30: 512-1023Byte Rx Cnt Ov */ |
| #define XMR_511B_OV (1L<<29) /* Bit 29: 256-511 Byte Rx Cnt Ov */ |
| #define XMR_255B_OV (1L<<28) /* Bit 28: 128-255 Byte Rx Cnt Ov */ |
| #define XMR_127B_OV (1L<<27) /* Bit 27: 65-127 Byte Rx Cnt Ov */ |
| #define XMR_64B_OV (1L<<26) /* Bit 26: 64 Byte Rx Cnt Ov */ |
| #define XMR_UTIL_OV (1L<<25) /* Bit 25: Rx Util Cnt Overflow */ |
| #define XMR_UTIL_UR (1L<<24) /* Bit 24: Rx Util Cnt Underrun */ |
| #define XMR_CEX_ERR_OV (1L<<23) /* Bit 23: CEXT Err Cnt Ov */ |
| /* Bit 22: reserved */ |
| #define XMR_FCS_ERR_OV (1L<<21) /* Bit 21: Rx FCS Error Cnt Ov */ |
| #define XMR_LNG_ERR_OV (1L<<20) /* Bit 20: Rx too Long Err Cnt Ov */ |
| #define XMR_RUNT_OV (1L<<19) /* Bit 19: Runt Event Cnt Ov */ |
| #define XMR_SHT_ERR_OV (1L<<18) /* Bit 18: Rx Short Ev Err Cnt Ov */ |
| #define XMR_SYM_ERR_OV (1L<<17) /* Bit 17: Rx Sym Err Cnt Ov */ |
| /* Bit 16: reserved */ |
| #define XMR_CAR_ERR_OV (1L<<15) /* Bit 15: Rx Carr Ev Err Cnt Ov */ |
| #define XMR_JAB_PKT_OV (1L<<14) /* Bit 14: Rx Jabb Packet Cnt Ov */ |
| #define XMR_FIFO_OV (1L<<13) /* Bit 13: Rx FIFO Ov Ev Cnt Ov */ |
| #define XMR_FRA_ERR_OV (1L<<12) /* Bit 12: Rx Framing Err Cnt Ov */ |
| #define XMR_FMISS_OV (1L<<11) /* Bit 11: Rx Missed Ev Cnt Ov */ |
| #define XMR_BURST (1L<<10) /* Bit 10: Rx Burst Event Cnt Ov */ |
| #define XMR_INV_MOC (1L<<9) /* Bit 9: Rx with inv. MAC OC Ov */ |
| #define XMR_INV_MP (1L<<8) /* Bit 8: Rx inv Pause Frame Ov */ |
| #define XMR_MCTRL_OV (1L<<7) /* Bit 7: Rx MAC Ctrl-F Cnt Ov */ |
| #define XMR_MPAUSE_OV (1L<<6) /* Bit 6: Rx Pause MAC Ctrl-F Ov */ |
| #define XMR_UC_OK_OV (1L<<5) /* Bit 5: Rx Unicast Frame Cnt Ov */ |
| #define XMR_MC_OK_OV (1L<<4) /* Bit 4: Rx Multicast Cnt Ov */ |
| #define XMR_BC_OK_OV (1L<<3) /* Bit 3: Rx Broadcast Cnt Ov */ |
| #define XMR_OK_LO_OV (1L<<2) /* Bit 2: Octets Rx OK Low Cnt Ov */ |
| #define XMR_OK_HI_OV (1L<<1) /* Bit 1: Octets Rx OK High Cnt Ov */ |
| #define XMR_OK_OV (1L<<0) /* Bit 0: Frames Received OK Ov */ |
| |
| #define XMR_DEF_MSK (XMR_OK_LO_OV | XMR_OK_HI_OV) |
| |
| /* XM_TX_CNT_EV 32 bit r/o Tx Counter Event Register */ |
| /* XM_TX_EV_MSK 32 bit r/w Tx Counter Event Mask */ |
| /* Bit 31..26: reserved */ |
| #define XMT_MAX_SZ_OV (1L<<25) /* Bit 25: 1024-MaxSize Tx Cnt Ov */ |
| #define XMT_1023B_OV (1L<<24) /* Bit 24: 512-1023Byte Tx Cnt Ov */ |
| #define XMT_511B_OV (1L<<23) /* Bit 23: 256-511 Byte Tx Cnt Ov */ |
| #define XMT_255B_OV (1L<<22) /* Bit 22: 128-255 Byte Tx Cnt Ov */ |
| #define XMT_127B_OV (1L<<21) /* Bit 21: 65-127 Byte Tx Cnt Ov */ |
| #define XMT_64B_OV (1L<<20) /* Bit 20: 64 Byte Tx Cnt Ov */ |
| #define XMT_UTIL_OV (1L<<19) /* Bit 19: Tx Util Cnt Overflow */ |
| #define XMT_UTIL_UR (1L<<18) /* Bit 18: Tx Util Cnt Underrun */ |
| #define XMT_CS_ERR_OV (1L<<17) /* Bit 17: Tx Carr Sen Err Cnt Ov */ |
| #define XMT_FIFO_UR_OV (1L<<16) /* Bit 16: Tx FIFO Ur Ev Cnt Ov */ |
| #define XMT_EX_DEF_OV (1L<<15) /* Bit 15: Tx Ex Deferall Cnt Ov */ |
| #define XMT_DEF (1L<<14) /* Bit 14: Tx Deferred Cnt Ov */ |
| #define XMT_LAT_COL_OV (1L<<13) /* Bit 13: Tx Late Col Cnt Ov */ |
| #define XMT_ABO_COL_OV (1L<<12) /* Bit 12: Tx abo dueto Ex Col Ov */ |
| #define XMT_MUL_COL_OV (1L<<11) /* Bit 11: Tx Mult Col Cnt Ov */ |
| #define XMT_SNG_COL (1L<<10) /* Bit 10: Tx Single Col Cnt Ov */ |
| #define XMT_MCTRL_OV (1L<<9) /* Bit 9: Tx MAC Ctrl Counter Ov */ |
| #define XMT_MPAUSE (1L<<8) /* Bit 8: Tx Pause MAC Ctrl-F Ov */ |
| #define XMT_BURST (1L<<7) /* Bit 7: Tx Burst Event Cnt Ov */ |
| #define XMT_LONG (1L<<6) /* Bit 6: Tx Long Frame Cnt Ov */ |
| #define XMT_UC_OK_OV (1L<<5) /* Bit 5: Tx Unicast Cnt Ov */ |
| #define XMT_MC_OK_OV (1L<<4) /* Bit 4: Tx Multicast Cnt Ov */ |
| #define XMT_BC_OK_OV (1L<<3) /* Bit 3: Tx Broadcast Cnt Ov */ |
| #define XMT_OK_LO_OV (1L<<2) /* Bit 2: Octets Tx OK Low Cnt Ov */ |
| #define XMT_OK_HI_OV (1L<<1) /* Bit 1: Octets Tx OK High Cnt Ov */ |
| #define XMT_OK_OV (1L<<0) /* Bit 0: Frames Tx OK Ov */ |
| |
| #define XMT_DEF_MSK (XMT_OK_LO_OV | XMT_OK_HI_OV) |
| |
| /* |
| * Receive Frame Status Encoding |
| */ |
| #define XMR_FS_LEN_MSK (0x3fffUL<<18) /* Bit 31..18: Rx Frame Length */ |
| #define XMR_FS_2L_VLAN (1L<<17) /* Bit 17: Tagged wh 2Lev VLAN ID */ |
| #define XMR_FS_1L_VLAN (1L<<16) /* Bit 16: Tagged wh 1Lev VLAN ID */ |
| #define XMR_FS_BC (1L<<15) /* Bit 15: Broadcast Frame */ |
| #define XMR_FS_MC (1L<<14) /* Bit 14: Multicast Frame */ |
| #define XMR_FS_UC (1L<<13) /* Bit 13: Unicast Frame */ |
| /* Bit 12: reserved */ |
| #define XMR_FS_BURST (1L<<11) /* Bit 11: Burst Mode */ |
| #define XMR_FS_CEX_ERR (1L<<10) /* Bit 10: Carrier Ext. Error */ |
| #define XMR_FS_802_3 (1L<<9) /* Bit 9: 802.3 Frame */ |
| #define XMR_FS_COL_ERR (1L<<8) /* Bit 8: Collision Error */ |
| #define XMR_FS_CAR_ERR (1L<<7) /* Bit 7: Carrier Event Error */ |
| #define XMR_FS_LEN_ERR (1L<<6) /* Bit 6: In-Range Length Error */ |
| #define XMR_FS_FRA_ERR (1L<<5) /* Bit 5: Framing Error */ |
| #define XMR_FS_RUNT (1L<<4) /* Bit 4: Runt Frame */ |
| #define XMR_FS_LNG_ERR (1L<<3) /* Bit 3: Giant (Jumbo) Frame */ |
| #define XMR_FS_FCS_ERR (1L<<2) /* Bit 2: Frame Check Sequ Err */ |
| #define XMR_FS_ERR (1L<<1) /* Bit 1: Frame Error */ |
| #define XMR_FS_MCTRL (1L<<0) /* Bit 0: MAC Control Packet */ |
| |
| #define XMR_FS_LEN_SHIFT 18 |
| |
| /* |
| * XMR_FS_ERR will be set if |
| * XMR_FS_FCS_ERR, XMR_FS_LNG_ERR, XMR_FS_RUNT, |
| * XMR_FS_FRA_ERR, XMR_FS_LEN_ERR, or XMR_FS_CEX_ERR |
| * is set. XMR_FS_LNG_ERR and XMR_FS_LEN_ERR will issue |
| * XMR_FS_ERR unless the corresponding bit in the Receive Command |
| * Register is set. |
| */ |
| #define XMR_FS_ANY_ERR XMR_FS_ERR |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * XMAC-PHY Registers, indirect addressed over the XMAC |
| */ |
| #define PHY_XMAC_CTRL 0x00 /* 16 bit r/w PHY Control Register */ |
| #define PHY_XMAC_STAT 0x01 /* 16 bit r/w PHY Status Register */ |
| #define PHY_XMAC_ID0 0x02 /* 16 bit r/o PHY ID0 Register */ |
| #define PHY_XMAC_ID1 0x03 /* 16 bit r/o PHY ID1 Register */ |
| #define PHY_XMAC_AUNE_ADV 0x04 /* 16 bit r/w Auto-Neg. Advertisement */ |
| #define PHY_XMAC_AUNE_LP 0x05 /* 16 bit r/o Link Partner Ability Reg */ |
| #define PHY_XMAC_AUNE_EXP 0x06 /* 16 bit r/o Auto-Neg. Expansion Reg */ |
| #define PHY_XMAC_NEPG 0x07 /* 16 bit r/w Next Page Register */ |
| #define PHY_XMAC_NEPG_LP 0x08 /* 16 bit r/o Next Page Link Partner */ |
| /* 0x09 - 0x0e: reserved */ |
| #define PHY_XMAC_EXT_STAT 0x0f /* 16 bit r/o Ext Status Register */ |
| #define PHY_XMAC_RES_ABI 0x10 /* 16 bit r/o PHY Resolved Ability */ |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * Broadcom-PHY Registers, indirect addressed over XMAC |
| */ |
| #define PHY_BCOM_CTRL 0x00 /* 16 bit r/w PHY Control Register */ |
| #define PHY_BCOM_STAT 0x01 /* 16 bit r/o PHY Status Register */ |
| #define PHY_BCOM_ID0 0x02 /* 16 bit r/o PHY ID0 Register */ |
| #define PHY_BCOM_ID1 0x03 /* 16 bit r/o PHY ID1 Register */ |
| #define PHY_BCOM_AUNE_ADV 0x04 /* 16 bit r/w Auto-Neg. Advertisement */ |
| #define PHY_BCOM_AUNE_LP 0x05 /* 16 bit r/o Link Partner Ability Reg */ |
| #define PHY_BCOM_AUNE_EXP 0x06 /* 16 bit r/o Auto-Neg. Expansion Reg */ |
| #define PHY_BCOM_NEPG 0x07 /* 16 bit r/w Next Page Register */ |
| #define PHY_BCOM_NEPG_LP 0x08 /* 16 bit r/o Next Page Link Partner */ |
| /* Broadcom-specific registers */ |
| #define PHY_BCOM_1000T_CTRL 0x09 /* 16 bit r/w 1000Base-T Control Reg */ |
| #define PHY_BCOM_1000T_STAT 0x0a /* 16 bit r/o 1000Base-T Status Reg */ |
| /* 0x0b - 0x0e: reserved */ |
| #define PHY_BCOM_EXT_STAT 0x0f /* 16 bit r/o Extended Status Reg */ |
| #define PHY_BCOM_P_EXT_CTRL 0x10 /* 16 bit r/w PHY Extended Ctrl Reg */ |
| #define PHY_BCOM_P_EXT_STAT 0x11 /* 16 bit r/o PHY Extended Stat Reg */ |
| #define PHY_BCOM_RE_CTR 0x12 /* 16 bit r/w Receive Error Counter */ |
| #define PHY_BCOM_FC_CTR 0x13 /* 16 bit r/w False Carrier Sense Cnt */ |
| #define PHY_BCOM_RNO_CTR 0x14 /* 16 bit r/w Receiver NOT_OK Cnt */ |
| /* 0x15 - 0x17: reserved */ |
| #define PHY_BCOM_AUX_CTRL 0x18 /* 16 bit r/w Auxiliary Control Reg */ |
| #define PHY_BCOM_AUX_STAT 0x19 /* 16 bit r/o Auxiliary Stat Summary */ |
| #define PHY_BCOM_INT_STAT 0x1a /* 16 bit r/o Interrupt Status Reg */ |
| #define PHY_BCOM_INT_MASK 0x1b /* 16 bit r/w Interrupt Mask Reg */ |
| /* 0x1c: reserved */ |
| /* 0x1d - 0x1f: test registers */ |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * Marvel-PHY Registers, indirect addressed over GMAC |
| */ |
| #define PHY_MARV_CTRL 0x00 /* 16 bit r/w PHY Control Register */ |
| #define PHY_MARV_STAT 0x01 /* 16 bit r/o PHY Status Register */ |
| #define PHY_MARV_ID0 0x02 /* 16 bit r/o PHY ID0 Register */ |
| #define PHY_MARV_ID1 0x03 /* 16 bit r/o PHY ID1 Register */ |
| #define PHY_MARV_AUNE_ADV 0x04 /* 16 bit r/w Auto-Neg. Advertisement */ |
| #define PHY_MARV_AUNE_LP 0x05 /* 16 bit r/o Link Partner Ability Reg */ |
| #define PHY_MARV_AUNE_EXP 0x06 /* 16 bit r/o Auto-Neg. Expansion Reg */ |
| #define PHY_MARV_NEPG 0x07 /* 16 bit r/w Next Page Register */ |
| #define PHY_MARV_NEPG_LP 0x08 /* 16 bit r/o Next Page Link Partner */ |
| /* Marvel-specific registers */ |
| #define PHY_MARV_1000T_CTRL 0x09 /* 16 bit r/w 1000Base-T Control Reg */ |
| #define PHY_MARV_1000T_STAT 0x0a /* 16 bit r/o 1000Base-T Status Reg */ |
| /* 0x0b - 0x0e: reserved */ |
| #define PHY_MARV_EXT_STAT 0x0f /* 16 bit r/o Extended Status Reg */ |
| #define PHY_MARV_PHY_CTRL 0x10 /* 16 bit r/w PHY Specific Control Reg */ |
| #define PHY_MARV_PHY_STAT 0x11 /* 16 bit r/o PHY Specific Status Reg */ |
| #define PHY_MARV_INT_MASK 0x12 /* 16 bit r/w Interrupt Mask Reg */ |
| #define PHY_MARV_INT_STAT 0x13 /* 16 bit r/o Interrupt Status Reg */ |
| #define PHY_MARV_EXT_CTRL 0x14 /* 16 bit r/w Ext. PHY Specific Ctrl */ |
| #define PHY_MARV_RXE_CNT 0x15 /* 16 bit r/w Receive Error Counter */ |
| #define PHY_MARV_EXT_ADR 0x16 /* 16 bit r/w Ext. Ad. for Cable Diag. */ |
| #define PHY_MARV_PORT_IRQ 0x17 /* 16 bit r/o Port 0 IRQ (88E1111 only) */ |
| #define PHY_MARV_LED_CTRL 0x18 /* 16 bit r/w LED Control Reg */ |
| #define PHY_MARV_LED_OVER 0x19 /* 16 bit r/w Manual LED Override Reg */ |
| #define PHY_MARV_EXT_CTRL_2 0x1a /* 16 bit r/w Ext. PHY Specific Ctrl 2 */ |
| #define PHY_MARV_EXT_P_STAT 0x1b /* 16 bit r/w Ext. PHY Spec. Stat Reg */ |
| #define PHY_MARV_CABLE_DIAG 0x1c /* 16 bit r/o Cable Diagnostic Reg */ |
| #define PHY_MARV_PAGE_ADDR 0x1d /* 16 bit r/w Extended Page Address Reg */ |
| #define PHY_MARV_PAGE_DATA 0x1e /* 16 bit r/w Extended Page Data Reg */ |
| |
| /* for 10/100 Fast Ethernet PHY (88E3082 only) */ |
| #define PHY_MARV_FE_LED_PAR 0x16 /* 16 bit r/w LED Parallel Select Reg. */ |
| #define PHY_MARV_FE_LED_SER 0x17 /* 16 bit r/w LED Stream Select S. LED */ |
| #define PHY_MARV_FE_VCT_TX 0x1a /* 16 bit r/w VCT Reg. for TXP/N Pins */ |
| #define PHY_MARV_FE_VCT_RX 0x1b /* 16 bit r/o VCT Reg. for RXP/N Pins */ |
| #define PHY_MARV_FE_SPEC_2 0x1c /* 16 bit r/w Specific Control Reg. 2 */ |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * Level One-PHY Registers, indirect addressed over XMAC |
| */ |
| #define PHY_LONE_CTRL 0x00 /* 16 bit r/w PHY Control Register */ |
| #define PHY_LONE_STAT 0x01 /* 16 bit r/o PHY Status Register */ |
| #define PHY_LONE_ID0 0x02 /* 16 bit r/o PHY ID0 Register */ |
| #define PHY_LONE_ID1 0x03 /* 16 bit r/o PHY ID1 Register */ |
| #define PHY_LONE_AUNE_ADV 0x04 /* 16 bit r/w Auto-Neg. Advertisement */ |
| #define PHY_LONE_AUNE_LP 0x05 /* 16 bit r/o Link Partner Ability Reg */ |
| #define PHY_LONE_AUNE_EXP 0x06 /* 16 bit r/o Auto-Neg. Expansion Reg */ |
| #define PHY_LONE_NEPG 0x07 /* 16 bit r/w Next Page Register */ |
| #define PHY_LONE_NEPG_LP 0x08 /* 16 bit r/o Next Page Link Partner */ |
| /* Level One-specific registers */ |
| #define PHY_LONE_1000T_CTRL 0x09 /* 16 bit r/w 1000Base-T Control Reg */ |
| #define PHY_LONE_1000T_STAT 0x0a /* 16 bit r/o 1000Base-T Status Reg */ |
| /* 0x0b - 0x0e: reserved */ |
| #define PHY_LONE_EXT_STAT 0x0f /* 16 bit r/o Extended Status Reg */ |
| #define PHY_LONE_PORT_CFG 0x10 /* 16 bit r/w Port Configuration Reg*/ |
| #define PHY_LONE_Q_STAT 0x11 /* 16 bit r/o Quick Status Reg */ |
| #define PHY_LONE_INT_ENAB 0x12 /* 16 bit r/w Interrupt Enable Reg */ |
| #define PHY_LONE_INT_STAT 0x13 /* 16 bit r/o Interrupt Status Reg */ |
| #define PHY_LONE_LED_CFG 0x14 /* 16 bit r/w LED Configuration Reg */ |
| #define PHY_LONE_PORT_CTRL 0x15 /* 16 bit r/w Port Control Reg */ |
| #define PHY_LONE_CIM 0x16 /* 16 bit r/o CIM Reg */ |
| /* 0x17 - 0x1c: reserved */ |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * National-PHY Registers, indirect addressed over XMAC |
| */ |
| #define PHY_NAT_CTRL 0x00 /* 16 bit r/w PHY Control Register */ |
| #define PHY_NAT_STAT 0x01 /* 16 bit r/w PHY Status Register */ |
| #define PHY_NAT_ID0 0x02 /* 16 bit r/o PHY ID0 Register */ |
| #define PHY_NAT_ID1 0x03 /* 16 bit r/o PHY ID1 Register */ |
| #define PHY_NAT_AUNE_ADV 0x04 /* 16 bit r/w Auto-Neg. Advertisement */ |
| #define PHY_NAT_AUNE_LP 0x05 /* 16 bit r/o Link Partner Ability Reg */ |
| #define PHY_NAT_AUNE_EXP 0x06 /* 16 bit r/o Auto-Neg. Expansion Reg */ |
| #define PHY_NAT_NEPG 0x07 /* 16 bit r/w Next Page Register */ |
| #define PHY_NAT_NEPG_LP 0x08 /* 16 bit r/o Next Page Link Partner Reg */ |
| /* National-specific registers */ |
| #define PHY_NAT_1000T_CTRL 0x09 /* 16 bit r/w 1000Base-T Control Reg */ |
| #define PHY_NAT_1000T_STAT 0x0a /* 16 bit r/o 1000Base-T Status Reg */ |
| /* 0x0b - 0x0e: reserved */ |
| #define PHY_NAT_EXT_STAT 0x0f /* 16 bit r/o Extended Status Register */ |
| #define PHY_NAT_EXT_CTRL1 0x10 /* 16 bit r/o Extended Control Reg1 */ |
| #define PHY_NAT_Q_STAT1 0x11 /* 16 bit r/o Quick Status Reg1 */ |
| #define PHY_NAT_10B_OP 0x12 /* 16 bit r/o 10Base-T Operations Reg */ |
| #define PHY_NAT_EXT_CTRL2 0x13 /* 16 bit r/o Extended Control Reg1 */ |
| #define PHY_NAT_Q_STAT2 0x14 /* 16 bit r/o Quick Status Reg2 */ |
| /* 0x15 - 0x18: reserved */ |
| #define PHY_NAT_PHY_ADDR 0x19 /* 16 bit r/o PHY Address Register */ |
| |
| |
| /*----------------------------------------------------------------------------*/ |
| |
| /* |
| * PHY bit definitions |
| * Bits defined as PHY_X_..., PHY_B_..., PHY_L_..., PHY_N_... or PHY_M_... are |
| * XMAC/Broadcom/LevelOne/National/Marvell-specific. |
| * All other are general. |
| */ |
| |
| /***** PHY_XMAC_CTRL 16 bit r/w PHY Control Register *****/ |
| /***** PHY_BCOM_CTRL 16 bit r/w PHY Control Register *****/ |
| /***** PHY_MARV_CTRL 16 bit r/w PHY Status Register *****/ |
| /***** PHY_LONE_CTRL 16 bit r/w PHY Control Register *****/ |
| #define PHY_CT_RESET (1<<15) /* Bit 15: (sc) clear all PHY related regs */ |
| #define PHY_CT_LOOP (1<<14) /* Bit 14: enable Loopback over PHY */ |
| #define PHY_CT_SPS_LSB (1<<13) /* Bit 13: Speed select, lower bit */ |
| #define PHY_CT_ANE (1<<12) /* Bit 12: Auto-Negotiation Enabled */ |
| #define PHY_CT_PDOWN (1<<11) /* Bit 11: Power Down Mode */ |
| #define PHY_CT_ISOL (1<<10) /* Bit 10: Isolate Mode */ |
| #define PHY_CT_RE_CFG (1<<9) /* Bit 9: (sc) Restart Auto-Negotiation */ |
| #define PHY_CT_DUP_MD (1<<8) /* Bit 8: Duplex Mode */ |
| #define PHY_CT_COL_TST (1<<7) /* Bit 7: Collision Test enabled */ |
| #define PHY_CT_SPS_MSB (1<<6) /* Bit 6: Speed select, upper bit */ |
| /* Bit 5..0: reserved */ |
| |
| #define PHY_CT_SP1000 PHY_CT_SPS_MSB /* enable speed of 1000 Mbps */ |
| #define PHY_CT_SP100 PHY_CT_SPS_LSB /* enable speed of 100 Mbps */ |
| #define PHY_CT_SP10 (0) /* enable speed of 10 Mbps */ |
| |
| |
| /***** PHY_XMAC_STAT 16 bit r/w PHY Status Register *****/ |
| /***** PHY_BCOM_STAT 16 bit r/w PHY Status Register *****/ |
| /***** PHY_MARV_STAT 16 bit r/w PHY Status Register *****/ |
| /***** PHY_LONE_STAT 16 bit r/w PHY Status Register *****/ |
| /* Bit 15..9: reserved */ |
| /* (BC/L1) 100/10 Mbps cap bits ignored */ |
| #define PHY_ST_EXT_ST (1<<8) /* Bit 8: Extended Status Present */ |
| /* Bit 7: reserved */ |
| #define PHY_ST_PRE_SUP (1<<6) /* Bit 6: Preamble Suppression */ |
| #define PHY_ST_AN_OVER (1<<5) /* Bit 5: Auto-Negotiation Over */ |
| #define PHY_ST_REM_FLT (1<<4) /* Bit 4: Remote Fault Condition Occured */ |
| #define PHY_ST_AN_CAP (1<<3) /* Bit 3: Auto-Negotiation Capability */ |
| #define PHY_ST_LSYNC (1<<2) /* Bit 2: Link Synchronized */ |
| #define PHY_ST_JAB_DET (1<<1) /* Bit 1: Jabber Detected */ |
| #define PHY_ST_EXT_REG (1<<0) /* Bit 0: Extended Register available */ |
| |
| |
| /***** PHY_XMAC_ID1 16 bit r/o PHY ID1 Register */ |
| /***** PHY_BCOM_ID1 16 bit r/o PHY ID1 Register */ |
| /***** PHY_MARV_ID1 16 bit r/o PHY ID1 Register */ |
| /***** PHY_LONE_ID1 16 bit r/o PHY ID1 Register */ |
| #define PHY_I1_OUI_MSK (0x3f<<10) /* Bit 15..10: Organization Unique ID */ |
| #define PHY_I1_MOD_NUM (0x3f<<4) /* Bit 9.. 4: Model Number */ |
| #define PHY_I1_REV_MSK 0xf /* Bit 3.. 0: Revision Number */ |
| |
| /* different Broadcom PHY Ids */ |
| #define PHY_BCOM_ID1_A1 0x6041 |
| #define PHY_BCOM_ID1_B2 0x6043 |
| #define PHY_BCOM_ID1_C0 0x6044 |
| #define PHY_BCOM_ID1_C5 0x6047 |
| |
| /* different Marvell PHY Ids */ |
| #define PHY_MARV_ID0_VAL 0x0141 /* Marvell Unique Identifier */ |
| |
| #define PHY_MARV_ID1_B0 0x0C23 /* Yukon (PHY 88E1040 Rev.C0) */ |
| #define PHY_MARV_ID1_B2 0x0C25 /* Yukon-Plus (PHY 88E1040 Rev.D0) */ |
| #define PHY_MARV_ID1_C2 0x0CC2 /* Yukon-EC (PHY 88E1111 Rev.B1) */ |
| #define PHY_MARV_ID1_Y2 0x0C91 /* Yukon-XL (PHY 88E1112 Rev.B0) */ |
| #define PHY_MARV_ID1_FE 0x0C83 /* Yukon-FE (PHY 88E3082 Rev.A1) */ |
| #define PHY_MARV_ID1_ECU 0x0CB0 /* Yukon-ECU (PHY 88E1149 Rev.B2?) */ |
| |
| |
| /***** PHY_XMAC_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/ |
| /***** PHY_XMAC_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/ |
| #define PHY_AN_NXT_PG (1<<15) /* Bit 15: Request Next Page */ |
| #define PHY_X_AN_ACK (1<<14) /* Bit 14: (ro) Acknowledge Received */ |
| #define PHY_X_AN_RFB (3<<12) /* Bit 13..12: Remote Fault Bits */ |
| /* Bit 11.. 9: reserved */ |
| #define PHY_X_AN_PAUSE (3<<7) /* Bit 8.. 7: Pause Bits */ |
| #define PHY_X_AN_HD (1<<6) /* Bit 6: Half Duplex */ |
| #define PHY_X_AN_FD (1<<5) /* Bit 5: Full Duplex */ |
| /* Bit 4.. 0: reserved */ |
| |
| /***** PHY_BCOM_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/ |
| /***** PHY_BCOM_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/ |
| /* PHY_AN_NXT_PG (see XMAC) Bit 15: Request Next Page */ |
| /* Bit 14: reserved */ |
| #define PHY_B_AN_RF (1<<13) /* Bit 13: Remote Fault */ |
| /* Bit 12: reserved */ |
| #define PHY_B_AN_ASP (1<<11) /* Bit 11: Asymmetric Pause */ |
| #define PHY_B_AN_PC (1<<10) /* Bit 10: Pause Capable */ |
| /* Bit 9..5: 100/10 BT cap bits ingnored */ |
| #define PHY_B_AN_SEL 0x1f /* Bit 4..0: Selector Field, 00001=Ethernet*/ |
| |
| /***** PHY_LONE_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/ |
| /***** PHY_LONE_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/ |
| /* PHY_AN_NXT_PG (see XMAC) Bit 15: Request Next Page */ |
| /* Bit 14: reserved */ |
| #define PHY_L_AN_RF (1<<13) /* Bit 13: Remote Fault */ |
| /* Bit 12: reserved */ |
| #define PHY_L_AN_ASP (1<<11) /* Bit 11: Asymmetric Pause */ |
| #define PHY_L_AN_PC (1<<10) /* Bit 10: Pause Capable */ |
| /* Bit 9..5: 100/10 BT cap bits ingnored */ |
| #define PHY_L_AN_SEL 0x1f /* Bit 4..0: Selector Field, 00001=Ethernet*/ |
| |
| /***** PHY_NAT_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/ |
| /***** PHY_NAT_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/ |
| /* PHY_AN_NXT_PG (see XMAC) Bit 15: Request Next Page */ |
| /* Bit 14: reserved */ |
| #define PHY_N_AN_RF (1<<13) /* Bit 13: Remote Fault */ |
| /* Bit 12: reserved */ |
| #define PHY_N_AN_100F (1<<11) /* Bit 11: 100Base-T2 FD Support */ |
| #define PHY_N_AN_100H (1<<10) /* Bit 10: 100Base-T2 HD Support */ |
| /* Bit 9..5: 100/10 BT cap bits ingnored */ |
| #define PHY_N_AN_SEL 0x1f /* Bit 4..0: Selector Field, 00001=Ethernet*/ |
| |
| /* field type definition for PHY_x_AN_SEL */ |
| #define PHY_SEL_TYPE 0x01 /* 00001 = Ethernet */ |
| |
| /***** PHY_XMAC_AUNE_EXP 16 bit r/o Auto-Negotiation Expansion Reg *****/ |
| /* Bit 15..4: reserved */ |
| #define PHY_ANE_LP_NP (1<<3) /* Bit 3: Link Partner can Next Page */ |
| #define PHY_ANE_LOC_NP (1<<2) /* Bit 2: Local PHY can Next Page */ |
| #define PHY_ANE_RX_PG (1<<1) /* Bit 1: Page Received */ |
| /* Bit 0: reserved */ |
| |
| /***** PHY_BCOM_AUNE_EXP 16 bit r/o Auto-Negotiation Expansion Reg *****/ |
| /***** PHY_LONE_AUNE_EXP 16 bit r/o Auto-Negotiation Expansion Reg *****/ |
| /***** PHY_MARV_AUNE_EXP 16 bit r/o Auto-Negotiation Expansion Reg *****/ |
| /* Bit 15..5: reserved */ |
| #define PHY_ANE_PAR_DF (1<<4) /* Bit 4: Parallel Detection Fault */ |
| /* PHY_ANE_LP_NP (see XMAC) Bit 3: Link Partner can Next Page */ |
| /* PHY_ANE_LOC_NP (see XMAC) Bit 2: Local PHY can Next Page */ |
| /* PHY_ANE_RX_PG (see XMAC) Bit 1: Page Received */ |
| #define PHY_ANE_LP_CAP (1<<0) /* Bit 0: Link Partner Auto-Neg. Able */ |
| |
| /***** PHY_XMAC_NEPG 16 bit r/w Next Page Register *****/ |
| /***** PHY_BCOM_NEPG 16 bit r/w Next Page Register *****/ |
| /***** PHY_LONE_NEPG 16 bit r/w Next Page Register *****/ |
| /***** PHY_XMAC_NEPG_LP 16 bit r/o Next Page Link Partner *****/ |
| /***** PHY_BCOM_NEPG_LP 16 bit r/o Next Page Link Partner *****/ |
| /***** PHY_LONE_NEPG_LP 16 bit r/o Next Page Link Partner *****/ |
| #define PHY_NP_MORE (1<<15) /* Bit 15: More, Next Pages to follow */ |
| #define PHY_NP_ACK1 (1<<14) /* Bit 14: (ro) Ack1, for receiving a message */ |
| #define PHY_NP_MSG_VAL (1<<13) /* Bit 13: Message Page valid */ |
| #define PHY_NP_ACK2 (1<<12) /* Bit 12: Ack2, comply with msg content */ |
| #define PHY_NP_TOG (1<<11) /* Bit 11: Toggle Bit, ensure sync */ |
| #define PHY_NP_MSG 0x07ff /* Bit 10..0: Message from/to Link Partner */ |
| |
| /* |
| * XMAC-Specific |
| */ |
| /***** PHY_XMAC_EXT_STAT 16 bit r/w Extended Status Register *****/ |
| #define PHY_X_EX_FD (1<<15) /* Bit 15: Device Supports Full Duplex */ |
| #define PHY_X_EX_HD (1<<14) /* Bit 14: Device Supports Half Duplex */ |
| /* Bit 13..0: reserved */ |
| |
| /***** PHY_XMAC_RES_ABI 16 bit r/o PHY Resolved Ability *****/ |
| /* Bit 15..9: reserved */ |
| #define PHY_X_RS_PAUSE (3<<7) /* Bit 8..7: selected Pause Mode */ |
| #define PHY_X_RS_HD (1<<6) /* Bit 6: Half Duplex Mode selected */ |
| #define PHY_X_RS_FD (1<<5) /* Bit 5: Full Duplex Mode selected */ |
| #define PHY_X_RS_ABLMIS (1<<4) /* Bit 4: duplex or pause cap mismatch */ |
| #define PHY_X_RS_PAUMIS (1<<3) /* Bit 3: pause capability mismatch */ |
| /* Bit 2..0: reserved */ |
| /* |
| * Remote Fault Bits (PHY_X_AN_RFB) encoding |
| */ |
| #define X_RFB_OK (0<<12) /* Bit 13..12 No errors, Link OK */ |
| #define X_RFB_LF (1<<12) /* Bit 13..12 Link Failure */ |
| #define X_RFB_OFF (2<<12) /* Bit 13..12 Offline */ |
| #define X_RFB_AN_ERR (3<<12) /* Bit 13..12 Auto-Negotiation Error */ |
| |
| /* |
| * Pause Bits (PHY_X_AN_PAUSE and PHY_X_RS_PAUSE) encoding |
| */ |
| #define PHY_X_P_NO_PAUSE (0<<7) /* Bit 8..7: no Pause Mode */ |
| #define PHY_X_P_SYM_MD (1<<7) /* Bit 8..7: symmetric Pause Mode */ |
| #define PHY_X_P_ASYM_MD (2<<7) /* Bit 8..7: asymmetric Pause Mode */ |
| #define PHY_X_P_BOTH_MD (3<<7) /* Bit 8..7: both Pause Mode */ |
| |
| |
| /* |
| * Broadcom-Specific |
| */ |
| /***** PHY_BCOM_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/ |
| #define PHY_B_1000C_TEST (7<<13) /* Bit 15..13: Test Modes */ |
| #define PHY_B_1000C_MSE (1<<12) /* Bit 12: Master/Slave Enable */ |
| #define PHY_B_1000C_MSC (1<<11) /* Bit 11: M/S Configuration */ |
| #define PHY_B_1000C_RD (1<<10) /* Bit 10: Repeater/DTE */ |
| #define PHY_B_1000C_AFD (1<<9) /* Bit 9: Advertise Full Duplex */ |
| #define PHY_B_1000C_AHD (1<<8) /* Bit 8: Advertise Half Duplex */ |
| /* Bit 7..0: reserved */ |
| |
| /***** PHY_BCOM_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/ |
| /***** PHY_MARV_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/ |
| #define PHY_B_1000S_MSF (1<<15) /* Bit 15: Master/Slave Fault */ |
| #define PHY_B_1000S_MSR (1<<14) /* Bit 14: Master/Slave Result */ |
| #define PHY_B_1000S_LRS (1<<13) /* Bit 13: Local Receiver Status */ |
| #define PHY_B_1000S_RRS (1<<12) /* Bit 12: Remote Receiver Status */ |
| #define PHY_B_1000S_LP_FD (1<<11) /* Bit 11: Link Partner can FD */ |
| #define PHY_B_1000S_LP_HD (1<<10) /* Bit 10: Link Partner can HD */ |
| /* Bit 9..8: reserved */ |
| #define PHY_B_1000S_IEC 0xff /* Bit 7..0: Idle Error Count */ |
| |
| /***** PHY_BCOM_EXT_STAT 16 bit r/o Extended Status Register *****/ |
| #define PHY_B_ES_X_FD_CAP (1<<15) /* Bit 15: 1000Base-X FD capable */ |
| #define PHY_B_ES_X_HD_CAP (1<<14) /* Bit 14: 1000Base-X HD capable */ |
| #define PHY_B_ES_T_FD_CAP (1<<13) /* Bit 13: 1000Base-T FD capable */ |
| #define PHY_B_ES_T_HD_CAP (1<<12) /* Bit 12: 1000Base-T HD capable */ |
| /* Bit 11..0: reserved */ |
| |
| /***** PHY_BCOM_P_EXT_CTRL 16 bit r/w PHY Extended Control Reg *****/ |
| #define PHY_B_PEC_MAC_PHY (1<<15) /* Bit 15: 10BIT/GMI-Interface */ |
| #define PHY_B_PEC_DIS_CROSS (1<<14) /* Bit 14: Disable MDI Crossover */ |
| #define PHY_B_PEC_TX_DIS (1<<13) /* Bit 13: Tx output Disabled */ |
| #define PHY_B_PEC_INT_DIS (1<<12) /* Bit 12: Interrupts Disabled */ |
| #define PHY_B_PEC_F_INT (1<<11) /* Bit 11: Force Interrupt */ |
| #define PHY_B_PEC_BY_45 (1<<10) /* Bit 10: Bypass 4B5B-Decoder */ |
| #define PHY_B_PEC_BY_SCR (1<<9) /* Bit 9: Bypass Scrambler */ |
| #define PHY_B_PEC_BY_MLT3 (1<<8) /* Bit 8: Bypass MLT3 Encoder */ |
| #define PHY_B_PEC_BY_RXA (1<<7) /* Bit 7: Bypass Rx Alignm. */ |
| #define PHY_B_PEC_RES_SCR (1<<6) /* Bit 6: Reset Scrambler */ |
| #define PHY_B_PEC_EN_LTR (1<<5) /* Bit 5: Enable LED Traffic Mode */ |
| #define PHY_B_PEC_LED_ON (1<<4) /* Bit 4: Force LED's on */ |
| #define PHY_B_PEC_LED_OFF (1<<3) /* Bit 3: Force LED's off */ |
| #define PHY_B_PEC_EX_IPG (1<<2) /* Bit 2: Extend Tx IPG Mode */ |
| #define PHY_B_PEC_3_LED (1<<1) /* Bit 1: Three Link LED mode */ |
| #define PHY_B_PEC_HIGH_LA (1<<0) /* Bit 0: GMII FIFO Elasticy */ |
| |
| /***** PHY_BCOM_P_EXT_STAT 16 bit r/o PHY Extended Status Reg *****/ |
| /* Bit 15..14: reserved */ |
| #define PHY_B_PES_CROSS_STAT (1<<13) /* Bit 13: MDI Crossover Status */ |
| #define PHY_B_PES_INT_STAT (1<<12) /* Bit 12: Interrupt Status */ |
| #define PHY_B_PES_RRS (1<<11) /* Bit 11: Remote Receiver Stat. */ |
| #define PHY_B_PES_LRS (1<<10) /* Bit 10: Local Receiver Stat. */ |
| #define PHY_B_PES_LOCKED (1<<9) /* Bit 9: Locked */ |
| #define PHY_B_PES_LS (1<<8) /* Bit 8: Link Status */ |
| #define PHY_B_PES_RF (1<<7) /* Bit 7: Remote Fault */ |
| #define PHY_B_PES_CE_ER (1<<6) /* Bit 6: Carrier Ext Error */ |
| #define PHY_B_PES_BAD_SSD (1<<5) /* Bit 5: Bad SSD */ |
| #define PHY_B_PES_BAD_ESD (1<<4) /* Bit 4: Bad ESD */ |
| #define PHY_B_PES_RX_ER (1<<3) /* Bit 3: Receive Error */ |
| #define PHY_B_PES_TX_ER (1<<2) /* Bit 2: Transmit Error */ |
| #define PHY_B_PES_LOCK_ER (1<<1) /* Bit 1: Lock Error */ |
| #define PHY_B_PES_MLT3_ER (1<<0) /* Bit 0: MLT3 code Error */ |
| |
| /***** PHY_BCOM_FC_CTR 16 bit r/w False Carrier Counter *****/ |
| /* Bit 15..8: reserved */ |
| #define PHY_B_FC_CTR 0xff /* Bit 7..0: False Carrier Counter */ |
| |
| /***** PHY_BCOM_RNO_CTR 16 bit r/w Receive NOT_OK Counter *****/ |
| #define PHY_B_RC_LOC_MSK 0xff00 /* Bit 15..8: Local Rx NOT_OK cnt */ |
| #define PHY_B_RC_REM_MSK 0x00ff /* Bit 7..0: Remote Rx NOT_OK cnt */ |
| |
| /***** PHY_BCOM_AUX_CTRL 16 bit r/w Auxiliary Control Reg *****/ |
| #define PHY_B_AC_L_SQE (1<<15) /* Bit 15: Low Squelch */ |
| #define PHY_B_AC_LONG_PACK (1<<14) /* Bit 14: Rx Long Packets */ |
| #define PHY_B_AC_ER_CTRL (3<<12) /* Bit 13..12: Edgerate Control */ |
| /* Bit 11: reserved */ |
| #define PHY_B_AC_TX_TST (1<<10) /* Bit 10: Tx test bit, always 1 */ |
| /* Bit 9.. 8: reserved */ |
| #define PHY_B_AC_DIS_PRF (1<<7) /* Bit 7: dis part resp filter */ |
| /* Bit 6: reserved */ |
| #define PHY_B_AC_DIS_PM (1<<5) /* Bit 5: dis power management */ |
| /* Bit 4: reserved */ |
| #define PHY_B_AC_DIAG (1<<3) /* Bit 3: Diagnostic Mode */ |
| /* Bit 2.. 0: reserved */ |
| |
| /***** PHY_BCOM_AUX_STAT 16 bit r/o Auxiliary Status Reg *****/ |
| #define PHY_B_AS_AN_C (1<<15) /* Bit 15: AutoNeg complete */ |
| #define PHY_B_AS_AN_CA (1<<14) /* Bit 14: AN Complete Ack */ |
| #define PHY_B_AS_ANACK_D (1<<13) /* Bit 13: AN Ack Detect */ |
| #define PHY_B_AS_ANAB_D (1<<12) /* Bit 12: AN Ability Detect */ |
| #define PHY_B_AS_NPW (1<<11) /* Bit 11: AN Next Page Wait */ |
| #define PHY_B_AS_AN_RES_MSK (7<<8) /* Bit 10..8: AN HDC */ |
| #define PHY_B_AS_PDF (1<<7) /* Bit 7: Parallel Detect. Fault */ |
| #define PHY_B_AS_RF (1<<6) /* Bit 6: Remote Fault */ |
| #define PHY_B_AS_ANP_R (1<<5) /* Bit 5: AN Page Received */ |
| #define PHY_B_AS_LP_ANAB (1<<4) /* Bit 4: LP AN Ability */ |
| #define PHY_B_AS_LP_NPAB (1<<3) /* Bit 3: LP Next Page Ability */ |
| #define PHY_B_AS_LS (1<<2) /* Bit 2: Link Status */ |
| #define PHY_B_AS_PRR (1<<1) /* Bit 1: Pause Resolution-Rx */ |
| #define PHY_B_AS_PRT (1<<0) /* Bit 0: Pause Resolution-Tx */ |
| |
| #define PHY_B_AS_PAUSE_MSK (PHY_B_AS_PRR | PHY_B_AS_PRT) |
| |
| /***** PHY_BCOM_INT_STAT 16 bit r/o Interrupt Status Reg *****/ |
| /***** PHY_BCOM_INT_MASK 16 bit r/w Interrupt Mask Reg *****/ |
| /* Bit 15: reserved */ |
| #define PHY_B_IS_PSE (1<<14) /* Bit 14: Pair Swap Error */ |
| #define PHY_B_IS_MDXI_SC (1<<13) /* Bit 13: MDIX Status Change */ |
| #define PHY_B_IS_HCT (1<<12) /* Bit 12: counter above 32k */ |
| #define PHY_B_IS_LCT (1<<11) /* Bit 11: counter above 128 */ |
| #define PHY_B_IS_AN_PR (1<<10) /* Bit 10: Page Received */ |
| #define PHY_B_IS_NO_HDCL (1<<9) /* Bit 9: No HCD Link */ |
| #define PHY_B_IS_NO_HDC (1<<8) /* Bit 8: No HCD */ |
| #define PHY_B_IS_NEG_USHDC (1<<7) /* Bit 7: Negotiated Unsup. HCD */ |
| #define PHY_B_IS_SCR_S_ER (1<<6) /* Bit 6: Scrambler Sync Error */ |
| #define PHY_B_IS_RRS_CHANGE (1<<5) /* Bit 5: Remote Rx Stat Change */ |
| #define PHY_B_IS_LRS_CHANGE (1<<4) /* Bit 4: Local Rx Stat Change */ |
| #define PHY_B_IS_DUP_CHANGE (1<<3) /* Bit 3: Duplex Mode Change */ |
| #define PHY_B_IS_LSP_CHANGE (1<<2) /* Bit 2: Link Speed Change */ |
| #define PHY_B_IS_LST_CHANGE (1<<1) /* Bit 1: Link Status Changed */ |
| #define PHY_B_IS_CRC_ER (1<<0) /* Bit 0: CRC Error */ |
| |
| #define PHY_B_DEF_MSK (~(PHY_B_IS_AN_PR | PHY_B_IS_LST_CHANGE)) |
| |
| /* Pause Bits (PHY_B_AN_ASP and PHY_B_AN_PC) encoding */ |
| #define PHY_B_P_NO_PAUSE (0<<10) /* Bit 11..10: no Pause Mode */ |
| #define PHY_B_P_SYM_MD (1<<10) /* Bit 11..10: symmetric Pause Mode */ |
| #define PHY_B_P_ASYM_MD (2<<10) /* Bit 11..10: asymmetric Pause Mode */ |
| #define PHY_B_P_BOTH_MD (3<<10) /* Bit 11..10: both Pause Mode */ |
| |
| /* |
| * Resolved Duplex mode and Capabilities (Aux Status Summary Reg) |
| */ |
| #define PHY_B_RES_1000FD (7<<8) /* Bit 10..8: 1000Base-T Full Dup. */ |
| #define PHY_B_RES_1000HD (6<<8) /* Bit 10..8: 1000Base-T Half Dup. */ |
| /* others: 100/10: invalid for us */ |
| |
| /* |
| * Level One-Specific |
| */ |
| /***** PHY_LONE_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/ |
| #define PHY_L_1000C_TEST (7<<13) /* Bit 15..13: Test Modes */ |
| #define PHY_L_1000C_MSE (1<<12) /* Bit 12: Master/Slave Enable */ |
| #define PHY_L_1000C_MSC (1<<11) /* Bit 11: M/S Configuration */ |
| #define PHY_L_1000C_RD (1<<10) /* Bit 10: Repeater/DTE */ |
| #define PHY_L_1000C_AFD (1<<9) /* Bit 9: Advertise Full Duplex */ |
| #define PHY_L_1000C_AHD (1<<8) /* Bit 8: Advertise Half Duplex */ |
| /* Bit 7..0: reserved */ |
| |
| /***** PHY_LONE_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/ |
| #define PHY_L_1000S_MSF (1<<15) /* Bit 15: Master/Slave Fault */ |
| #define PHY_L_1000S_MSR (1<<14) /* Bit 14: Master/Slave Result */ |
| #define PHY_L_1000S_LRS (1<<13) /* Bit 13: Local Receiver Status */ |
| #define PHY_L_1000S_RRS (1<<12) /* Bit 12: Remote Receiver Status */ |
| #define PHY_L_1000S_LP_FD (1<<11) /* Bit 11: Link Partner can FD */ |
| #define PHY_L_1000S_LP_HD (1<<10) /* Bit 10: Link Partner can HD */ |
| /* Bit 9..8: reserved */ |
| #define PHY_B_1000S_IEC 0xff /* Bit 7..0: Idle Error Count */ |
| |
| /***** PHY_LONE_EXT_STAT 16 bit r/o Extended Status Register *****/ |
| #define PHY_L_ES_X_FD_CAP (1<<15) /* Bit 15: 1000Base-X FD capable */ |
| #define PHY_L_ES_X_HD_CAP (1<<14) /* Bit 14: 1000Base-X HD capable */ |
| #define PHY_L_ES_T_FD_CAP (1<<13) /* Bit 13: 1000Base-T FD capable */ |
| #define PHY_L_ES_T_HD_CAP (1<<12) /* Bit 12: 1000Base-T HD capable */ |
| /* Bit 11..0: reserved */ |
| |
| /***** PHY_LONE_PORT_CFG 16 bit r/w Port Configuration Reg *****/ |
| #define PHY_L_PC_REP_MODE (1<<15) /* Bit 15: Repeater Mode */ |
| /* Bit 14: reserved */ |
| #define PHY_L_PC_TX_DIS (1<<13) /* Bit 13: Tx output Disabled */ |
| #define PHY_L_PC_BY_SCR (1<<12) /* Bit 12: Bypass Scrambler */ |
| #define PHY_L_PC_BY_45 (1<<11) /* Bit 11: Bypass 4B5B-Decoder */ |
| #define PHY_L_PC_JAB_DIS (1<<10) /* Bit 10: Jabber Disabled */ |
| #define PHY_L_PC_SQE (1<<9) /* Bit 9: Enable Heartbeat */ |
| #define PHY_L_PC_TP_LOOP (1<<8) /* Bit 8: TP Loopback */ |
| #define PHY_L_PC_SSS (1<<7) /* Bit 7: Smart Speed Selection */ |
| #define PHY_L_PC_FIFO_SIZE (1<<6) /* Bit 6: FIFO Size */ |
| #define PHY_L_PC_PRE_EN (1<<5) /* Bit 5: Preamble Enable */ |
| #define PHY_L_PC_CIM (1<<4) /* Bit 4: Carrier Integrity Mon */ |
| #define PHY_L_PC_10_SER (1<<3) /* Bit 3: Use Serial Output */ |
| #define PHY_L_PC_ANISOL (1<<2) /* Bit 2: Unisolate Port */ |
| #define PHY_L_PC_TEN_BIT (1<<1) /* Bit 1: 10bit iface mode on */ |
| #define PHY_L_PC_ALTCLOCK (1<<0) /* Bit 0: (ro) ALTCLOCK Mode on */ |
| |
| /***** PHY_LONE_Q_STAT 16 bit r/o Quick Status Reg *****/ |
| #define PHY_L_QS_D_RATE (3<<14) /* Bit 15..14: Data Rate */ |
| #define PHY_L_QS_TX_STAT (1<<13) /* Bit 13: Transmitting */ |
| #define PHY_L_QS_RX_STAT (1<<12) /* Bit 12: Receiving */ |
| #define PHY_L_QS_COL_STAT (1<<11) /* Bit 11: Collision */ |
| #define PHY_L_QS_L_STAT (1<<10) /* Bit 10: Link is up */ |
| #define PHY_L_QS_DUP_MOD (1<<9) /* Bit 9: Full/Half Duplex */ |
| #define PHY_L_QS_AN (1<<8) /* Bit 8: AutoNeg is On */ |
| #define PHY_L_QS_AN_C (1<<7) /* Bit 7: AN is Complete */ |
| #define PHY_L_QS_LLE (7<<4) /* Bit 6..4: Line Length Estim. */ |
| #define PHY_L_QS_PAUSE (1<<3) /* Bit 3: LP advertised Pause */ |
| #define PHY_L_QS_AS_PAUSE (1<<2) /* Bit 2: LP adv. asym. Pause */ |
| #define PHY_L_QS_ISOLATE (1<<1) /* Bit 1: CIM Isolated */ |
| #define PHY_L_QS_EVENT (1<<0) /* Bit 0: Event has occurred */ |
| |
| /***** PHY_LONE_INT_ENAB 16 bit r/w Interrupt Enable Reg *****/ |
| /***** PHY_LONE_INT_STAT 16 bit r/o Interrupt Status Reg *****/ |
| /* Bit 15..14: reserved */ |
| #define PHY_L_IS_AN_F (1<<13) /* Bit 13: Auto-Negotiation fault */ |
| /* Bit 12: not described */ |
| #define PHY_L_IS_CROSS (1<<11) /* Bit 11: Crossover used */ |
| #define PHY_L_IS_POL (1<<10) /* Bit 10: Polarity correct. used */ |
| #define PHY_L_IS_SS (1<<9) /* Bit 9: Smart Speed Downgrade */ |
| #define PHY_L_IS_CFULL (1<<8) /* Bit 8: Counter Full */ |
| #define PHY_L_IS_AN_C (1<<7) /* Bit 7: AutoNeg Complete */ |
| #define PHY_L_IS_SPEED (1<<6) /* Bit 6: Speed Changed */ |
| #define PHY_L_IS_DUP (1<<5) /* Bit 5: Duplex Changed */ |
| #define PHY_L_IS_LS (1<<4) /* Bit 4: Link Status Changed */ |
| #define PHY_L_IS_ISOL (1<<3) /* Bit 3: Isolate Occured */ |
| #define PHY_L_IS_MDINT (1<<2) /* Bit 2: (ro) STAT: MII Int Pending */ |
| #define PHY_L_IS_INTEN (1<<1) /* Bit 1: ENAB: Enable IRQs */ |
| #define PHY_L_IS_FORCE (1<<0) /* Bit 0: ENAB: Force Interrupt */ |
| |
| /* int. mask */ |
| #define PHY_L_DEF_MSK (PHY_L_IS_LS | PHY_L_IS_ISOL | PHY_L_IS_INTEN) |
| |
| /***** PHY_LONE_LED_CFG 16 bit r/w LED Configuration Reg *****/ |
| #define PHY_L_LC_LEDC (3<<14) /* Bit 15..14: Col/Blink/On/Off */ |
| #define PHY_L_LC_LEDR (3<<12) /* Bit 13..12: Rx/Blink/On/Off */ |
| #define PHY_L_LC_LEDT (3<<10) /* Bit 11..10: Tx/Blink/On/Off */ |
| #define PHY_L_LC_LEDG (3<<8) /* Bit 9..8: Giga/Blink/On/Off */ |
| #define PHY_L_LC_LEDS (3<<6) /* Bit 7..6: 10-100/Blink/On/Off */ |
| #define PHY_L_LC_LEDL (3<<4) /* Bit 5..4: Link/Blink/On/Off */ |
| #define PHY_L_LC_LEDF (3<<2) /* Bit 3..2: Duplex/Blink/On/Off */ |
| #define PHY_L_LC_PSTRECH (1<<1) /* Bit 1: Strech LED Pulses */ |
| #define PHY_L_LC_FREQ (1<<0) /* Bit 0: 30/100 ms */ |
| |
| /***** PHY_LONE_PORT_CTRL 16 bit r/w Port Control Reg *****/ |
| #define PHY_L_PC_TX_TCLK (1<<15) /* Bit 15: Enable TX_TCLK */ |
| /* Bit 14: reserved */ |
| #define PHY_L_PC_ALT_NP (1<<13) /* Bit 14: Alternate Next Page */ |
| #define PHY_L_PC_GMII_ALT (1<<12) /* Bit 13: Alternate GMII driver */ |
| /* Bit 11: reserved */ |
| #define PHY_L_PC_TEN_CRS (1<<10) /* Bit 10: Extend CRS*/ |
| /* Bit 9..0: not described */ |
| |
| /***** PHY_LONE_CIM 16 bit r/o CIM Reg *****/ |
| #define PHY_L_CIM_ISOL (0xff<<8) /* Bit 15..8: Isolate Count */ |
| #define PHY_L_CIM_FALSE_CAR 0xff /* Bit 7..0: False Carrier Count */ |
| |
| /* |
| * Pause Bits (PHY_L_AN_ASP and PHY_L_AN_PC) encoding |
| */ |
| #define PHY_L_P_NO_PAUSE (0<<10) /* Bit 11..10: no Pause Mode */ |
| #define PHY_L_P_SYM_MD (1<<10) /* Bit 11..10: symmetric Pause Mode */ |
| #define PHY_L_P_ASYM_MD (2<<10) /* Bit 11..10: asymmetric Pause Mode */ |
| #define PHY_L_P_BOTH_MD (3<<10) /* Bit 11..10: both Pause Mode */ |
| |
| /* |
| * National-Specific |
| */ |
| /***** PHY_NAT_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/ |
| #define PHY_N_1000C_TEST (7<<13) /* Bit 15..13: Test Modes */ |
| #define PHY_N_1000C_MSE (1<<12) /* Bit 12: Master/Slave Enable */ |
| #define PHY_N_1000C_MSC (1<<11) /* Bit 11: M/S Configuration */ |
| #define PHY_N_1000C_RD (1<<10) /* Bit 10: Repeater/DTE */ |
| #define PHY_N_1000C_AFD (1<<9) /* Bit 9: Advertise Full Duplex */ |
| #define PHY_N_1000C_AHD (1<<8) /* Bit 8: Advertise Half Duplex */ |
| #define PHY_N_1000C_APC (1<<7) /* Bit 7: Asymmetric Pause Cap. */ |
| /* Bit 6..0: reserved */ |
| |
| /***** PHY_NAT_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/ |
| #define PHY_N_1000S_MSF (1<<15) /* Bit 15: Master/Slave Fault */ |
| #define PHY_N_1000S_MSR (1<<14) /* Bit 14: Master/Slave Result */ |
| #define PHY_N_1000S_LRS (1<<13) /* Bit 13: Local Receiver Status */ |
| #define PHY_N_1000S_RRS (1<<12) /* Bit 12: Remote Receiver Status*/ |
| #define PHY_N_1000S_LP_FD (1<<11) /* Bit 11: Link Partner can FD */ |
| #define PHY_N_1000S_LP_HD (1<<10) /* Bit 10: Link Partner can HD */ |
| #define PHY_N_1000C_LP_APC (1<<9) /* Bit 9: LP Asym. Pause Cap. */ |
| /* Bit 8: reserved */ |
| #define PHY_N_1000S_IEC 0xff /* Bit 7..0: Idle Error Count */ |
| |
| /***** PHY_NAT_EXT_STAT 16 bit r/o Extended Status Register *****/ |
| #define PHY_N_ES_X_FD_CAP (1<<15) /* Bit 15: 1000Base-X FD capable */ |
| #define PHY_N_ES_X_HD_CAP (1<<14) /* Bit 14: 1000Base-X HD capable */ |
| #define PHY_N_ES_T_FD_CAP (1<<13) /* Bit 13: 1000Base-T FD capable */ |
| #define PHY_N_ES_T_HD_CAP (1<<12) /* Bit 12: 1000Base-T HD capable */ |
| /* Bit 11..0: reserved */ |
| |
| /* todo: those are still missing */ |
| /***** PHY_NAT_EXT_CTRL1 16 bit r/o Extended Control Reg1 *****/ |
| /***** PHY_NAT_Q_STAT1 16 bit r/o Quick Status Reg1 *****/ |
| /***** PHY_NAT_10B_OP 16 bit r/o 10Base-T Operations Reg *****/ |
| /***** PHY_NAT_EXT_CTRL2 16 bit r/o Extended Control Reg1 *****/ |
| /***** PHY_NAT_Q_STAT2 16 bit r/o Quick Status Reg2 *****/ |
| /***** PHY_NAT_PHY_ADDR 16 bit r/o PHY Address Register *****/ |
| |
| /* |
| * Marvell-Specific |
| */ |
| /***** PHY_MARV_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/ |
| /***** PHY_MARV_AUNE_LP 16 bit r/w Link Partner Ability Reg *****/ |
| #define PHY_M_AN_NXT_PG BIT_15S /* Request Next Page */ |
| #define PHY_M_AN_ACK BIT_14S /* (ro) Acknowledge Received */ |
| #define PHY_M_AN_RF BIT_13S /* Remote Fault */ |
| /* Bit 12: reserved */ |
| #define PHY_M_AN_ASP BIT_11S /* Asymmetric Pause */ |
| #define PHY_M_AN_PC BIT_10S /* MAC Pause implemented */ |
| #define PHY_M_AN_100_T4 BIT_9S /* Not cap. 100Base-T4 (always 0) */ |
| #define PHY_M_AN_100_FD BIT_8S /* Advertise 100Base-TX Full Duplex */ |
| #define PHY_M_AN_100_HD BIT_7S /* Advertise 100Base-TX Half Duplex */ |
| #define PHY_M_AN_10_FD BIT_6S /* Advertise 10Base-TX Full Duplex */ |
| #define PHY_M_AN_10_HD BIT_5S /* Advertise 10Base-TX Half Duplex */ |
| #define PHY_M_AN_SEL_MSK (0x1f<<4) /* Bit 4.. 0: Selector Field Mask */ |
| |
| /* special defines for FIBER (88E1040S only) */ |
| #define PHY_M_AN_ASP_X BIT_8S /* Asymmetric Pause */ |
| #define PHY_M_AN_PC_X BIT_7S /* MAC Pause implemented */ |
| #define PHY_M_AN_1000X_AHD BIT_6S /* Advertise 10000Base-X Half Duplex */ |
| #define PHY_M_AN_1000X_AFD BIT_5S /* Advertise 10000Base-X Full Duplex */ |
| |
| /* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */ |
| #define PHY_M_P_NO_PAUSE_X (0<<7) /* Bit 8.. 7: no Pause Mode */ |
| #define PHY_M_P_SYM_MD_X (1<<7) /* Bit 8.. 7: symmetric Pause Mode */ |
| #define PHY_M_P_ASYM_MD_X (2<<7) /* Bit 8.. 7: asymmetric Pause Mode */ |
| #define PHY_M_P_BOTH_MD_X (3<<7) /* Bit 8.. 7: both Pause Mode */ |
| |
| /***** PHY_MARV_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/ |
| #define PHY_M_1000C_TEST (7<<13) /* Bit 15..13: Test Modes */ |
| #define PHY_M_1000C_MSE BIT_12S /* Manual Master/Slave Enable */ |
| #define PHY_M_1000C_MSC BIT_11S /* M/S Configuration (1=Master) */ |
| #define PHY_M_1000C_MPD BIT_10S /* Multi-Port Device */ |
| #define PHY_M_1000C_AFD BIT_9S /* Advertise Full Duplex */ |
| #define PHY_M_1000C_AHD BIT_8S /* Advertise Half Duplex */ |
| /* Bit 7..0: reserved */ |
| |
| /***** PHY_MARV_PHY_CTRL 16 bit r/w PHY Specific Ctrl Reg *****/ |
| #define PHY_M_PC_TX_FFD_MSK (3<<14) /* Bit 15..14: Tx FIFO Depth Mask */ |
| #define PHY_M_PC_RX_FFD_MSK (3<<12) /* Bit 13..12: Rx FIFO Depth Mask */ |
| #define PHY_M_PC_ASS_CRS_TX BIT_11S /* Assert CRS on Transmit */ |
| #define PHY_M_PC_FL_GOOD BIT_10S /* Force Link Good */ |
| #define PHY_M_PC_EN_DET_MSK (3<<8) /* Bit 9.. 8: Energy Detect Mask */ |
| #define PHY_M_PC_ENA_EXT_D BIT_7S /* Enable Ext. Distance (10BT) */ |
| #define PHY_M_PC_MDIX_MSK (3<<5) /* Bit 6.. 5: MDI/MDIX Config. Mask */ |
| #define PHY_M_PC_DIS_125CLK BIT_4S /* Disable 125 CLK */ |
| #define PHY_M_PC_MAC_POW_UP BIT_3S /* MAC Power up */ |
| #define PHY_M_PC_SQE_T_ENA BIT_2S /* SQE Test Enabled */ |
| #define PHY_M_PC_POL_R_DIS BIT_1S /* Polarity Reversal Disabled */ |
| #define PHY_M_PC_DIS_JABBER BIT_0S /* Disable Jabber */ |
| |
| #define PHY_M_PC_EN_DET SHIFT8(2) /* Energy Detect (Mode 1) */ |
| #define PHY_M_PC_EN_DET_PLUS SHIFT8(3) /* Energy Detect Plus (Mode 2) */ |
| |
| #define PHY_M_PC_MDI_XMODE(x) (SHIFT5(x) & PHY_M_PC_MDIX_MSK) |
| |
| #define PHY_M_PC_MAN_MDI 0 /* 00 = Manual MDI configuration */ |
| #define PHY_M_PC_MAN_MDIX 1 /* 01 = Manual MDIX configuration */ |
| #define PHY_M_PC_ENA_AUTO 3 /* 11 = Enable Automatic Crossover */ |
| |
| /* for Yukon-2/-EC Ultra Gigabit Ethernet PHY (88E1112/88E1149 only) */ |
| #define PHY_M_PC_DIS_LINK_P BIT_15S /* Disable Link Pulses */ |
| #define PHY_M_PC_DSC_MSK (7<<12) /* Bit 14..12: Downshift Counter */ |
| #define PHY_M_PC_DOWN_S_ENA BIT_11S /* Downshift Enable */ |
| /* !!! Errata in spec. (1 = disable) */ |
| |
| #define PHY_M_PC_DSC(x) (SHIFT12(x) & PHY_M_PC_DSC_MSK) |
| /* 000=1x; 001=2x; 010=3x; 011=4x */ |
| /* 100=5x; 101=6x; 110=7x; 111=8x */ |
| |
| /* for Yukon-EC Ultra Gigabit Ethernet PHY (88E1149 only) */ |
| /* Bit 4: reserved */ |
| #define PHY_M_PC_COP_TX_DIS BIT_3S /* Copper Transmitter Disable */ |
| #define PHY_M_PC_POW_D_ENA BIT_2S /* Power Down Enable */ |
| |
| /* for 10/100 Fast Ethernet PHY (88E3082 only) */ |
| #define PHY_M_PC_ENA_DTE_DT BIT_15S /* Enable Data Terminal Equ. (DTE) Detect */ |
| #define PHY_M_PC_ENA_ENE_DT BIT_14S /* Enable Energy Detect (sense & pulse) */ |
| #define PHY_M_PC_DIS_NLP_CK BIT_13S /* Disable Normal Link Puls (NLP) Check */ |
| #define PHY_M_PC_ENA_LIP_NP BIT_12S /* Enable Link Partner Next Page Reg. */ |
| #define PHY_M_PC_DIS_NLP_GN BIT_11S /* Disable Normal Link Puls Generation */ |
| |
| #define PHY_M_PC_DIS_SCRAMB BIT_9S /* Disable Scrambler */ |
| #define PHY_M_PC_DIS_FEFI BIT_8S /* Disable Far End Fault Indic. (FEFI) */ |
| |
| #define PHY_M_PC_SH_TP_SEL BIT_6S /* Shielded Twisted Pair Select */ |
| #define PHY_M_PC_RX_FD_MSK (3<<2) /* Bit 3.. 2: Rx FIFO Depth Mask */ |
| |
| /***** PHY_MARV_PHY_STAT 16 bit r/o PHY Specific Status Reg *****/ |
| #define PHY_M_PS_SPEED_MSK (3<<14) /* Bit 15..14: Speed Mask */ |
| #define PHY_M_PS_SPEED_1000 BIT_15S /* 10 = 1000 Mbps */ |
| #define PHY_M_PS_SPEED_100 BIT_14S /* 01 = 100 Mbps */ |
| #define PHY_M_PS_SPEED_10 0 /* 00 = 10 Mbps */ |
| #define PHY_M_PS_FULL_DUP BIT_13S /* Full Duplex */ |
| #define PHY_M_PS_PAGE_REC BIT_12S /* Page Received */ |
| #define PHY_M_PS_SPDUP_RES BIT_11S /* Speed & Duplex Resolved */ |
| #define PHY_M_PS_LINK_UP BIT_10S /* Link Up */ |
| #define PHY_M_PS_CABLE_MSK (7<<7) /* Bit 9.. 7: Cable Length Mask */ |
| #define PHY_M_PS_MDI_X_STAT BIT_6S /* MDI Crossover Stat (1=MDIX) */ |
| #define PHY_M_PS_DOWNS_STAT BIT_5S /* Downshift Status (1=downsh.) */ |
| #define PHY_M_PS_ENDET_STAT BIT_4S /* Energy Detect Status (1=act) */ |
| #define PHY_M_PS_TX_P_EN BIT_3S /* Tx Pause Enabled */ |
| #define PHY_M_PS_RX_P_EN BIT_2S /* Rx Pause Enabled */ |
| #define PHY_M_PS_POL_REV BIT_1S /* Polarity Reversed */ |
| #define PHY_M_PS_JABBER BIT_0S /* Jabber */ |
| |
| #define PHY_M_PS_PAUSE_MSK (PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN) |
| |
| /* for 10/100 Fast Ethernet PHY (88E3082 only) */ |
| #define PHY_M_PS_DTE_DETECT BIT_15S /* Data Terminal Equipment (DTE) Detected */ |
| #define PHY_M_PS_RES_SPEED BIT_14S /* Resolved Speed (1=100 Mbps, 0=10 Mbps */ |
| |
| /***** PHY_MARV_INT_MASK 16 bit r/w Interrupt Mask Reg *****/ |
| /***** PHY_MARV_INT_STAT 16 bit r/o Interrupt Status Reg *****/ |
| #define PHY_M_IS_AN_ERROR BIT_15S /* Auto-Negotiation Error */ |
| #define PHY_M_IS_LSP_CHANGE BIT_14S /* Link Speed Changed */ |
| #define PHY_M_IS_DUP_CHANGE BIT_13S /* Duplex Mode Changed */ |
| #define PHY_M_IS_AN_PR BIT_12S /* Page Received */ |
| #define PHY_M_IS_AN_COMPL BIT_11S /* Auto-Negotiation Completed */ |
| #define PHY_M_IS_LST_CHANGE BIT_10S /* Link Status Changed */ |
| #define PHY_M_IS_SYMB_ERROR BIT_9S /* Symbol Error */ |
| #define PHY_M_IS_FALSE_CARR BIT_8S /* False Carrier */ |
| #define PHY_M_IS_FIFO_ERROR BIT_7S /* FIFO Overflow/Underrun Error */ |
| #define PHY_M_IS_MDI_CHANGE BIT_6S /* MDI Crossover Changed */ |
| #define PHY_M_IS_DOWNSH_DET BIT_5S /* Downshift Detected */ |
| #define PHY_M_IS_END_CHANGE BIT_4S /* Energy Detect Changed */ |
| /* Bit 3: reserved */ |
| #define PHY_M_IS_DTE_CHANGE BIT_2S /* DTE Power Det. Status Changed */ |
| /* (88E1111 only) */ |
| #define PHY_M_IS_POL_CHANGE BIT_1S /* Polarity Changed */ |
| #define PHY_M_IS_JABBER BIT_0S /* Jabber */ |
| |
| #define PHY_M_DEF_MSK (PHY_M_IS_AN_ERROR | PHY_M_IS_AN_PR | \ |
| PHY_M_IS_LST_CHANGE | PHY_M_IS_FIFO_ERROR | \ |
| PHY_M_IS_END_CHANGE) |
| |
| /***** PHY_MARV_EXT_CTRL 16 bit r/w Ext. PHY Specific Ctrl *****/ |
| #define PHY_M_EC_ENA_BC_EXT BIT_15S /* Enable Block Carr. Ext. (88E1111 only) */ |
| #define PHY_M_EC_ENA_LIN_LB BIT_14S /* Enable Line Loopback (88E1111 only) */ |
| /* Bit 13: reserved */ |
| #define PHY_M_EC_DIS_LINK_P BIT_12S /* Disable Link Pulses (88E1111 only) */ |
| #define PHY_M_EC_M_DSC_MSK (3<<10) /* Bit 11..10: Master Downshift Counter */ |
| /* (88E1040 Rev.C0 only) */ |
| #define PHY_M_EC_S_DSC_MSK (3<<8) /* Bit 9.. 8: Slave Downshift Counter */ |
| /* (88E1040 Rev.C0 only) */ |
| #define PHY_M_EC_DSC_MSK_2 (7<<9) /* Bit 11.. 9: Downshift Counter */ |
| /* (88E1040 Rev.D0 and higher) */ |
| #define PHY_M_EC_DOWN_S_ENA BIT_8S /* Downshift Enable (88E1040 Rev.D0 and */ |
| /* 88E1111 !!! Errata in spec. (1=dis.) */ |
| #define PHY_M_EC_RX_TIM_CT BIT_7S /* RGMII Rx Timing Control*/ |
| #define PHY_M_EC_MAC_S_MSK (7<<4) /* Bit 6.. 4: Def. MAC interface speed */ |
| #define PHY_M_EC_FIB_AN_ENA BIT_3S /* Fiber Auto-Neg. Enable 88E1040S only) */ |
| #define PHY_M_EC_DTE_D_ENA BIT_2S /* DTE Detect Enable (88E1111 only) */ |
| #define PHY_M_EC_TX_TIM_CT BIT_1S /* RGMII Tx Timing Control */ |
| #define PHY_M_EC_TRANS_DIS BIT_0S /* Transmitter Disable (88E1111 only) */ |
| |
| #define PHY_M_EC_M_DSC(x) (SHIFT10(x) & PHY_M_EC_M_DSC_MSK) |
| /* 00=1x; 01=2x; 10=3x; 11=4x */ |
| #define PHY_M_EC_S_DSC(x) (SHIFT8(x) & PHY_M_EC_S_DSC_MSK) |
| /* 00=dis; 01=1x; 10=2x; 11=3x */ |
| #define PHY_M_EC_MAC_S(x) (SHIFT4(x) & PHY_M_EC_MAC_S_MSK) |
| /* 01X=0; 110=2.5; 111=25 (MHz) */ |
| |
| #define PHY_M_EC_DSC_2(x) (SHIFT9(x) & PHY_M_EC_DSC_MSK_2) |
| /* 000=1x; 001=2x; 010=3x; 011=4x */ |
| /* 100=5x; 101=6x; 110=7x; 111=8x */ |
| #define MAC_TX_CLK_0_MHZ 2 |
| #define MAC_TX_CLK_2_5_MHZ 6 |
| #define MAC_TX_CLK_25_MHZ 7 |
| |
| /***** PHY_MARV_LED_CTRL 16 bit r/w LED Control Reg *****/ |
| #define PHY_M_LEDC_DIS_LED BIT_15S /* Disable LED */ |
| #define PHY_M_LEDC_PULS_MSK (7<<12) /* Bit 14..12: Pulse Stretch Mask */ |
| #define PHY_M_LEDC_F_INT BIT_11S /* Force Interrupt */ |
| #define PHY_M_LEDC_BL_R_MSK (7<<8) /* Bit 10.. 8: Blink Rate Mask */ |
| #define PHY_M_LEDC_DP_C_LSB BIT_7S /* Duplex Control (LSB, 88E1111 only) */ |
| #define PHY_M_LEDC_TX_C_LSB BIT_6S /* Tx Control (LSB, 88E1111 only) */ |
| #define PHY_M_LEDC_LK_C_MSK (7<<3) /* Bit 5.. 3: Link Control Mask */ |
| /* (88E1111 only) */ |
| /* Bit 7.. 5: reserved (88E1040 only) */ |
| #define PHY_M_LEDC_LINK_MSK (3<<3) /* Bit 4.. 3: Link Control Mask */ |
| /* (88E1040 only) */ |
| #define PHY_M_LEDC_DP_CTRL BIT_2S /* Duplex Control */ |
| #define PHY_M_LEDC_DP_C_MSB BIT_2S /* Duplex Control (MSB, 88E1111 only) */ |
| #define PHY_M_LEDC_RX_CTRL BIT_1S /* Rx Activity / Link */ |
| #define PHY_M_LEDC_TX_CTRL BIT_0S /* Tx Activity / Link */ |
| #define PHY_M_LEDC_TX_C_MSB BIT_0S /* Tx Control (MSB, 88E1111 only) */ |
| |
| #define PHY_M_LED_PULS_DUR(x) (SHIFT12(x) & PHY_M_LEDC_PULS_MSK) |
| |
| #define PULS_NO_STR 0 /* no pulse stretching */ |
| #define PULS_21MS 1 /* 21 ms to 42 ms */ |
| #define PULS_42MS 2 /* 42 ms to 84 ms */ |
| #define PULS_84MS 3 /* 84 ms to 170 ms */ |
| #define PULS_170MS 4 /* 170 ms to 340 ms */ |
| #define PULS_340MS 5 /* 340 ms to 670 ms */ |
| #define PULS_670MS 6 /* 670 ms to 1.3 s */ |
| #define PULS_1300MS 7 /* 1.3 s to 2.7 s */ |
| |
| #define PHY_M_LED_BLINK_RT(x) (SHIFT8(x) & PHY_M_LEDC_BL_R_MSK) |
| |
| #define BLINK_42MS 0 /* 42 ms */ |
| #define BLINK_84MS 1 /* 84 ms */ |
| #define BLINK_170MS 2 /* 170 ms */ |
| #define BLINK_340MS 3 /* 340 ms */ |
| #define BLINK_670MS 4 /* 670 ms */ |
| /* values 5 - 7: reserved */ |
| |
| /***** PHY_MARV_LED_OVER 16 bit r/w Manual LED Override Reg *****/ |
| #define PHY_M_LED_MO_SGMII(x) SHIFT14(x) /* Bit 15..14: SGMII AN Timer */ |
| /* Bit 13..12: reserved */ |
| #define PHY_M_LED_MO_DUP(x) SHIFT10(x) /* Bit 11..10: Duplex */ |
| #define PHY_M_LED_MO_10(x) SHIFT8(x) /* Bit 9.. 8: Link 10 */ |
| #define PHY_M_LED_MO_100(x) SHIFT6(x) /* Bit 7.. 6: Link 100 */ |
| #define PHY_M_LED_MO_1000(x) SHIFT4(x) /* Bit 5.. 4: Link 1000 */ |
| #define PHY_M_LED_MO_RX(x) SHIFT2(x) /* Bit 3.. 2: Rx */ |
| #define PHY_M_LED_MO_TX(x) SHIFT0(x) /* Bit 1.. 0: Tx */ |
| |
| #define MO_LED_NORM 0 |
| #define MO_LED_BLINK 1 |
| #define MO_LED_OFF 2 |
| #define MO_LED_ON 3 |
| |
| /***** PHY_MARV_EXT_CTRL_2 16 bit r/w Ext. PHY Specific Ctrl 2 *****/ |
| /* Bit 15.. 7: reserved */ |
| #define PHY_M_EC2_FI_IMPED BIT_6S /* Fiber Input Impedance */ |
| #define PHY_M_EC2_FO_IMPED BIT_5S /* Fiber Output Impedance */ |
| #define PHY_M_EC2_FO_M_CLK BIT_4S /* Fiber Mode Clock Enable */ |
| #define PHY_M_EC2_FO_BOOST BIT_3S /* Fiber Output Boost */ |
| #define PHY_M_EC2_FO_AM_MSK 7 /* Bit 2.. 0: Fiber Output Amplitude */ |
| |
| /***** PHY_MARV_EXT_P_STAT 16 bit r/w Ext. PHY Specific Status *****/ |
| #define PHY_M_FC_AUTO_SEL BIT_15S /* Fiber/Copper Auto Sel. Dis. */ |
| #define PHY_M_FC_AN_REG_ACC BIT_14S /* Fiber/Copper AN Reg. Access */ |
| #define PHY_M_FC_RESOLUTION BIT_13S /* Fiber/Copper Resolution */ |
| #define PHY_M_SER_IF_AN_BP BIT_12S /* Ser. IF AN Bypass Enable */ |
| #define PHY_M_SER_IF_BP_ST BIT_11S /* Ser. IF AN Bypass Status */ |
| #define PHY_M_IRQ_POLARITY BIT_10S /* IRQ polarity */ |
| #define PHY_M_DIS_AUT_MED BIT_9S /* Disable Aut. Medium Reg. Selection */ |
| /* (88E1111 only) */ |
| /* Bit 9.. 4: reserved (88E1040 only) */ |
| #define PHY_M_UNDOC1 BIT_7S /* undocumented bit !! */ |
| #define PHY_M_DTE_POW_STAT BIT_4S /* DTE Power Status (88E1111 only) */ |
| #define PHY_M_MODE_MASK 0xf /* Bit 3.. 0: copy of HWCFG MODE[3:0] */ |
| |
| /***** PHY_MARV_CABLE_DIAG 16 bit r/o Cable Diagnostic Reg *****/ |
| #define PHY_M_CABD_ENA_TEST BIT_15S /* Enable Test (Page 0) */ |
| #define PHY_M_CABD_DIS_WAIT BIT_15S /* Disable Waiting Period (Page 1) */ |
| /* (88E1111 only) */ |
| #define PHY_M_CABD_STAT_MSK (3<<13) /* Bit 14..13: Status Mask */ |
| #define PHY_M_CABD_AMPL_MSK (0x1f<<8) /* Bit 12.. 8: Amplitude Mask */ |
| /* (88E1111 only) */ |
| #define PHY_M_CABD_DIST_MSK 0xff /* Bit 7.. 0: Distance Mask */ |
| |
| /* values for Cable Diagnostic Status (11=fail; 00=OK; 10=open; 01=short) */ |
| #define CABD_STAT_NORMAL 0 |
| #define CABD_STAT_SHORT 1 |
| #define CABD_STAT_OPEN 2 |
| #define CABD_STAT_FAIL 3 |
| |
| /* for 10/100 Fast Ethernet PHY (88E3082 only) */ |
| /***** PHY_MARV_FE_LED_PAR 16 bit r/w LED Parallel Select Reg. *****/ |
| /* Bit 15..12: reserved (used internally) */ |
| #define PHY_M_FELP_LED2_MSK (0xf<<8) /* Bit 11.. 8: LED2 Mask (LINK) */ |
| #define PHY_M_FELP_LED1_MSK (0xf<<4) /* Bit 7.. 4: LED1 Mask (ACT) */ |
| #define PHY_M_FELP_LED0_MSK 0xf /* Bit 3.. 0: LED0 Mask (SPEED) */ |
| |
| #define PHY_M_FELP_LED2_CTRL(x) (SHIFT8(x) & PHY_M_FELP_LED2_MSK) |
| #define PHY_M_FELP_LED1_CTRL(x) (SHIFT4(x) & PHY_M_FELP_LED1_MSK) |
| #define PHY_M_FELP_LED0_CTRL(x) (SHIFT0(x) & PHY_M_FELP_LED0_MSK) |
| |
| #define LED_PAR_CTRL_COLX 0x00 |
| #define LED_PAR_CTRL_ERROR 0x01 |
| #define LED_PAR_CTRL_DUPLEX 0x02 |
| #define LED_PAR_CTRL_DP_COL 0x03 |
| #define LED_PAR_CTRL_SPEED 0x04 |
| #define LED_PAR_CTRL_LINK 0x05 |
| #define LED_PAR_CTRL_TX 0x06 |
| #define LED_PAR_CTRL_RX 0x07 |
| #define LED_PAR_CTRL_ACT 0x08 |
| #define LED_PAR_CTRL_LNK_RX 0x09 |
| #define LED_PAR_CTRL_LNK_AC 0x0a |
| #define LED_PAR_CTRL_ACT_BL 0x0b |
| #define LED_PAR_CTRL_TX_BL 0x0c |
| #define LED_PAR_CTRL_RX_BL 0x0d |
| #define LED_PAR_CTRL_COL_BL 0x0e |
| #define LED_PAR_CTRL_INACT 0x0f |
| |
| /***** PHY_MARV_FE_SPEC_2 16 bit r/w Specific Control Reg. 2 *****/ |
| #define PHY_M_FESC_DIS_WAIT BIT_2S /* Disable TDR Waiting Period */ |
| #define PHY_M_FESC_ENA_MCLK BIT_1S /* Enable MAC Rx Clock in sleep mode */ |
| #define PHY_M_FESC_SEL_CL_A BIT_0S /* Select Class A driver (100B-TX) */ |
| |
| /* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */ |
| /***** PHY_MARV_PHY_CTRL (page 1) 16 bit r/w Fiber Specific Ctrl *****/ |
| #define PHY_M_FIB_FORCE_LNK BIT_10S /* Force Link Good */ |
| #define PHY_M_FIB_SIGD_POL BIT_9S /* SIGDET Polarity */ |
| #define PHY_M_FIB_TX_DIS BIT_3S /* Transmitter Disable */ |
| |
| /***** PHY_MARV_PHY_CTRL (page 2) 16 bit r/w MAC Specific Ctrl *****/ |
| #define PHY_M_MAC_MD_MSK (7<<7) /* Bit 9.. 7: Mode Select Mask */ |
| #define PHY_M_MAC_GMIF_PUP BIT_3S /* GMII Power Up (88E1149 only) */ |
| |
| #define PHY_M_MAC_MD_AUTO 3 /* Auto Copper/1000Base-X */ |
| #define PHY_M_MAC_MD_COPPER 5 /* Copper only */ |
| #define PHY_M_MAC_MD_1000BX 7 /* 1000Base-X only */ |
| #define PHY_M_MAC_MODE_SEL(x) (SHIFT7(x) & PHY_M_MAC_MD_MSK) |
| |
| /***** PHY_MARV_PHY_CTRL (page 3) 16 bit r/w LED Control Reg. *****/ |
| #define PHY_M_LEDC_LOS_MSK (0xf<<12) /* Bit 15..12: LOS LED Ctrl. Mask */ |
| #define PHY_M_LEDC_INIT_MSK (0xf<<8) /* Bit 11.. 8: INIT LED Ctrl. Mask */ |
| #define PHY_M_LEDC_STA1_MSK (0xf<<4) /* Bit 7.. 4: STAT1 LED Ctrl. Mask */ |
| #define PHY_M_LEDC_STA0_MSK 0xf /* Bit 3.. 0: STAT0 LED Ctrl. Mask */ |
| |
| #define PHY_M_LEDC_LOS_CTRL(x) (SHIFT12(x) & PHY_M_LEDC_LOS_MSK) |
| #define PHY_M_LEDC_INIT_CTRL(x) (SHIFT8(x) & PHY_M_LEDC_INIT_MSK) |
| #define PHY_M_LEDC_STA1_CTRL(x) (SHIFT4(x) & PHY_M_LEDC_STA1_MSK) |
| #define PHY_M_LEDC_STA0_CTRL(x) (SHIFT0(x) & PHY_M_LEDC_STA0_MSK) |
| |
| /***** PHY_MARV_PHY_STAT (page 3) 16 bit r/w Polarity Control Reg. *****/ |
| #define PHY_M_POLC_LS1M_MSK (0xf<<12) /* Bit 15..12: LOS,STAT1 Mix % Mask */ |
| #define PHY_M_POLC_IS0M_MSK (0xf<<8) /* Bit 11.. 8: INIT,STAT0 Mix % Mask */ |
| #define PHY_M_POLC_LOS_MSK (0x3<<6) /* Bit 7.. 6: LOS Pol. Ctrl. Mask */ |
| #define PHY_M_POLC_INIT_MSK (0x3<<4) /* Bit 5.. 4: INIT Pol. Ctrl. Mask */ |
| #define PHY_M_POLC_STA1_MSK (0x3<<2) /* Bit 3.. 2: STAT1 Pol. Ctrl. Mask */ |
| #define PHY_M_POLC_STA0_MSK 0x3 /* Bit 1.. 0: STAT0 Pol. Ctrl. Mask */ |
| |
| #define PHY_M_POLC_LS1_P_MIX(x) (SHIFT12(x) & PHY_M_POLC_LS1M_MSK) |
| #define PHY_M_POLC_IS0_P_MIX(x) (SHIFT8(x) & PHY_M_POLC_IS0M_MSK) |
| #define PHY_M_POLC_LOS_CTRL(x) (SHIFT6(x) & PHY_M_POLC_LOS_MSK) |
| #define PHY_M_POLC_INIT_CTRL(x) (SHIFT4(x) & PHY_M_POLC_INIT_MSK) |
| #define PHY_M_POLC_STA1_CTRL(x) (SHIFT2(x) & PHY_M_POLC_STA1_MSK) |
| #define PHY_M_POLC_STA0_CTRL(x) (SHIFT0(x) & PHY_M_POLC_STA0_MSK) |
| |
| /* |
| * GMAC registers |
| * |
| * The GMAC registers are 16 or 32 bits wide. |
| * The GMACs host processor interface is 16 bits wide, |
| * therefore ALL registers will be addressed with 16 bit accesses. |
| * |
| * The following macros are provided to access the GMAC registers |
| * GM_IN16(), GM_OUT16, GM_IN32(), GM_OUT32(), GM_INADR(), GM_OUTADR(), |
| * GM_INHASH(), and GM_OUTHASH(). |
| * The macros are defined in SkGeHw.h. |
| * |
| * Note: NA reg = Network Address e.g DA, SA etc. |
| * |
| */ |
| |
| /* Port Registers */ |
| #define GM_GP_STAT 0x0000 /* 16 bit r/o General Purpose Status */ |
| #define GM_GP_CTRL 0x0004 /* 16 bit r/w General Purpose Control */ |
| #define GM_TX_CTRL 0x0008 /* 16 bit r/w Transmit Control Reg. */ |
| #define GM_RX_CTRL 0x000c /* 16 bit r/w Receive Control Reg. */ |
| #define GM_TX_FLOW_CTRL 0x0010 /* 16 bit r/w Transmit Flow-Control */ |
| #define GM_TX_PARAM 0x0014 /* 16 bit r/w Transmit Parameter Reg. */ |
| #define GM_SERIAL_MODE 0x0018 /* 16 bit r/w Serial Mode Register */ |
| |
| /* Source Address Registers */ |
| #define GM_SRC_ADDR_1L 0x001c /* 16 bit r/w Source Address 1 (low) */ |
| #define GM_SRC_ADDR_1M 0x0020 /* 16 bit r/w Source Address 1 (middle) */ |
| #define GM_SRC_ADDR_1H 0x0024 /* 16 bit r/w Source Address 1 (high) */ |
| #define GM_SRC_ADDR_2L 0x0028 /* 16 bit r/w Source Address 2 (low) */ |
| #define GM_SRC_ADDR_2M 0x002c /* 16 bit r/w Source Address 2 (middle) */ |
| #define GM_SRC_ADDR_2H 0x0030 /* 16 bit r/w Source Address 2 (high) */ |
| |
| /* Multicast Address Hash Registers */ |
| #define GM_MC_ADDR_H1 0x0034 /* 16 bit r/w Multicast Address Hash 1 */ |
| #define GM_MC_ADDR_H2 0x0038 /* 16 bit r/w Multicast Address Hash 2 */ |
| #define GM_MC_ADDR_H3 0x003c /* 16 bit r/w Multicast Address Hash 3 */ |
| #define GM_MC_ADDR_H4 0x0040 /* 16 bit r/w Multicast Address Hash 4 */ |
| |
| /* Interrupt Source Registers */ |
| #define GM_TX_IRQ_SRC 0x0044 /* 16 bit r/o Tx Overflow IRQ Source */ |
| #define GM_RX_IRQ_SRC 0x0048 /* 16 bit r/o Rx Overflow IRQ Source */ |
| #define GM_TR_IRQ_SRC 0x004c /* 16 bit r/o Tx/Rx Over. IRQ Source */ |
| |
| /* Interrupt Mask Registers */ |
| #define GM_TX_IRQ_MSK 0x0050 /* 16 bit r/w Tx Overflow IRQ Mask */ |
| #define GM_RX_IRQ_MSK 0x0054 /* 16 bit r/w Rx Overflow IRQ Mask */ |
| #define GM_TR_IRQ_MSK 0x0058 /* 16 bit r/w Tx/Rx Over. IRQ Mask */ |
| |
| /* Serial Management Interface (SMI) Registers */ |
| #define GM_SMI_CTRL 0x0080 /* 16 bit r/w SMI Control Register */ |
| #define GM_SMI_DATA 0x0084 /* 16 bit r/w SMI Data Register */ |
| #define GM_PHY_ADDR 0x0088 /* 16 bit r/w GPHY Address Register */ |
| |
| /* MIB Counters */ |
| #define GM_MIB_CNT_BASE 0x0100 /* Base Address of MIB Counters */ |
| #define GM_MIB_CNT_SIZE 44 /* Number of MIB Counters */ |
| |
| /* |
| * MIB Counters base address definitions (low word) - |
| * use offset 4 for access to high word (32 bit r/o) |
| */ |
| #define GM_RXF_UC_OK \ |
| (GM_MIB_CNT_BASE + 0) /* Unicast Frames Received OK */ |
| #define GM_RXF_BC_OK \ |
| (GM_MIB_CNT_BASE + 8) /* Broadcast Frames Received OK */ |
| #define GM_RXF_MPAUSE \ |
| (GM_MIB_CNT_BASE + 16) /* Pause MAC Ctrl Frames Received */ |
| #define GM_RXF_MC_OK \ |
| (GM_MIB_CNT_BASE + 24) /* Multicast Frames Received OK */ |
| #define GM_RXF_FCS_ERR \ |
| (GM_MIB_CNT_BASE + 32) /* Rx Frame Check Seq. Error */ |
| /* GM_MIB_CNT_BASE + 40: reserved */ |
| #define GM_RXO_OK_LO \ |
| (GM_MIB_CNT_BASE + 48) /* Octets Received OK Low */ |
| #define GM_RXO_OK_HI \ |
| (GM_MIB_CNT_BASE + 56) /* Octets Received OK High */ |
| #define GM_RXO_ERR_LO \ |
| (GM_MIB_CNT_BASE + 64) /* Octets Received Invalid Low */ |
| #define GM_RXO_ERR_HI \ |
| (GM_MIB_CNT_BASE + 72) /* Octets Received Invalid High */ |
| #define GM_RXF_SHT \ |
| (GM_MIB_CNT_BASE + 80) /* Frames <64 Byte Received OK */ |
| #define GM_RXE_FRAG \ |
| (GM_MIB_CNT_BASE + 88) /* Frames <64 Byte Received with FCS Err */ |
| #define GM_RXF_64B \ |
| (GM_MIB_CNT_BASE + 96) /* 64 Byte Rx Frame */ |
| #define GM_RXF_127B \ |
| (GM_MIB_CNT_BASE + 104) /* 65-127 Byte Rx Frame */ |
| #define GM_RXF_255B \ |
| (GM_MIB_CNT_BASE + 112) /* 128-255 Byte Rx Frame */ |
| #define GM_RXF_511B \ |
| (GM_MIB_CNT_BASE + 120) /* 256-511 Byte Rx Frame */ |
| #define GM_RXF_1023B \ |
| (GM_MIB_CNT_BASE + 128) /* 512-1023 Byte Rx Frame */ |
| #define GM_RXF_1518B \ |
| (GM_MIB_CNT_BASE + 136) /* 1024-1518 Byte Rx Frame */ |
| #define GM_RXF_MAX_SZ \ |
| (GM_MIB_CNT_BASE + 144) /* 1519-MaxSize Byte Rx Frame */ |
| #define GM_RXF_LNG_ERR \ |
| (GM_MIB_CNT_BASE + 152) /* Rx Frame too Long Error */ |
| #define GM_RXF_JAB_PKT \ |
| (GM_MIB_CNT_BASE + 160) /* Rx Jabber Packet Frame */ |
| /* GM_MIB_CNT_BASE + 168: reserved */ |
| #define GM_RXE_FIFO_OV \ |
| (GM_MIB_CNT_BASE + 176) /* Rx FIFO overflow Event */ |
| /* GM_MIB_CNT_BASE + 184: reserved */ |
| #define GM_TXF_UC_OK \ |
| (GM_MIB_CNT_BASE + 192) /* Unicast Frames Xmitted OK */ |
| #define GM_TXF_BC_OK \ |
| (GM_MIB_CNT_BASE + 200) /* Broadcast Frames Xmitted OK */ |
| #define GM_TXF_MPAUSE \ |
| (GM_MIB_CNT_BASE + 208) /* Pause MAC Ctrl Frames Xmitted */ |
| #define GM_TXF_MC_OK \ |
| (GM_MIB_CNT_BASE + 216) /* Multicast Frames Xmitted OK */ |
| #define GM_TXO_OK_LO \ |
| (GM_MIB_CNT_BASE + 224) /* Octets Transmitted OK Low */ |
| #define GM_TXO_OK_HI \ |
| (GM_MIB_CNT_BASE + 232) /* Octets Transmitted OK High */ |
| #define GM_TXF_64B \ |
| (GM_MIB_CNT_BASE + 240) /* 64 Byte Tx Frame */ |
| #define GM_TXF_127B \ |
| (GM_MIB_CNT_BASE + 248) /* 65-127 Byte Tx Frame */ |
| #define GM_TXF_255B \ |
| (GM_MIB_CNT_BASE + 256) /* 128-255 Byte Tx Frame */ |
| #define GM_TXF_511B \ |
| (GM_MIB_CNT_BASE + 264) /* 256-511 Byte Tx Frame */ |
| #define GM_TXF_1023B \ |
| (GM_MIB_CNT_BASE + 272) /* 512-1023 Byte Tx Frame */ |
| #define GM_TXF_1518B \ |
| (GM_MIB_CNT_BASE + 280) /* 1024-1518 Byte Tx Frame */ |
| #define GM_TXF_MAX_SZ \ |
| (GM_MIB_CNT_BASE + 288) /* 1519-MaxSize Byte Tx Frame */ |
| /* GM_MIB_CNT_BASE + 296: reserved */ |
| #define GM_TXF_COL \ |
| (GM_MIB_CNT_BASE + 304) /* Tx Collision */ |
| #define GM_TXF_LAT_COL \ |
| (GM_MIB_CNT_BASE + 312) /* Tx Late Collision */ |
| #define GM_TXF_ABO_COL \ |
| (GM_MIB_CNT_BASE + 320) /* Tx aborted due to Exces. Col. */ |
| #define GM_TXF_MUL_COL \ |
| (GM_MIB_CNT_BASE + 328) /* Tx Multiple Collision */ |
| #define GM_TXF_SNG_COL \ |
| (GM_MIB_CNT_BASE + 336) /* Tx Single Collision */ |
| #define GM_TXE_FIFO_UR \ |
| (GM_MIB_CNT_BASE + 344) /* Tx FIFO Underrun Event */ |
| |
| /*----------------------------------------------------------------------------*/ |
| /* |
| * GMAC Bit Definitions |
| * |
| * If the bit access behaviour differs from the register access behaviour |
| * (r/w, r/o) this is documented after the bit number. |
| * The following bit access behaviours are used: |
| * (sc) self clearing |
| * (r/o) read only |
| */ |
| |
| /* GM_GP_STAT 16 bit r/o General Purpose Status Register */ |
| #define GM_GPSR_SPEED BIT_15S /* Port Speed (1 = 100 Mbps) */ |
| #define GM_GPSR_DUPLEX BIT_14S /* Duplex Mode (1 = Full) */ |
| #define GM_GPSR_FC_TX_DIS BIT_13S /* Tx Flow-Control Mode Disabled */ |
| #define GM_GPSR_LINK_UP BIT_12S /* Link Up Status */ |
| #define GM_GPSR_PAUSE BIT_11S /* Pause State */ |
| #define GM_GPSR_TX_ACTIVE BIT_10S /* Tx in Progress */ |
| #define GM_GPSR_EXC_COL BIT_9S /* Excessive Collisions Occured */ |
| #define GM_GPSR_LAT_COL BIT_8S /* Late Collisions Occured */ |
| /* Bit 7.. 6: reserved */ |
| #define GM_GPSR_PHY_ST_CH BIT_5S /* PHY Status Change */ |
| #define GM_GPSR_GIG_SPEED BIT_4S /* Gigabit Speed (1 = 1000 Mbps) */ |
| #define GM_GPSR_PART_MODE BIT_3S /* Partition mode */ |
| #define GM_GPSR_FC_RX_DIS BIT_2S /* Rx Flow-Control Mode Disabled */ |
| /* Bit 2.. 0: reserved */ |
| |
| /* GM_GP_CTRL 16 bit r/w General Purpose Control Register */ |
| #define GM_GPCR_RMII_PH_ENA BIT_15S /* Enable RMII for PHY (Yukon-FE only) */ |
| #define GM_GPCR_RMII_LB_ENA BIT_14S /* Enable RMII Loopback (Yukon-FE only) */ |
| #define GM_GPCR_FC_TX_DIS BIT_13S /* Disable Tx Flow-Control Mode */ |
| #define GM_GPCR_TX_ENA BIT_12S /* Enable Transmit */ |
| #define GM_GPCR_RX_ENA BIT_11S /* Enable Receive */ |
| /* Bit 10: reserved */ |
| #define GM_GPCR_LOOP_ENA BIT_9S /* Enable MAC Loopback Mode */ |
| #define GM_GPCR_PART_ENA BIT_8S /* Enable Partition Mode */ |
| #define GM_GPCR_GIGS_ENA BIT_7S /* Gigabit Speed (1000 Mbps) */ |
| #define GM_GPCR_FL_PASS BIT_6S /* Force Link Pass */ |
| #define GM_GPCR_DUP_FULL BIT_5S /* Full Duplex Mode */ |
| #define GM_GPCR_FC_RX_DIS BIT_4S /* Disable Rx Flow-Control Mode */ |
| #define GM_GPCR_SPEED_100 BIT_3S /* Port Speed 100 Mbps */ |
| #define GM_GPCR_AU_DUP_DIS BIT_2S /* Disable Auto-Update Duplex */ |
| #define GM_GPCR_AU_FCT_DIS BIT_1S /* Disable Auto-Update Flow-C. */ |
| #define GM_GPCR_AU_SPD_DIS BIT_0S /* Disable Auto-Update Speed */ |
| |
| #define GM_GPCR_SPEED_1000 (GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100) |
| #define GM_GPCR_AU_ALL_DIS (GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS |\ |
| GM_GPCR_AU_SPD_DIS) |
| |
| /* GM_TX_CTRL 16 bit r/w Transmit Control Register */ |
| #define GM_TXCR_FORCE_JAM BIT_15S /* Force Jam / Flow-Control */ |
| #define GM_TXCR_CRC_DIS BIT_14S /* Disable insertion of CRC */ |
| #define GM_TXCR_PAD_DIS BIT_13S /* Disable padding of packets */ |
| #define GM_TXCR_COL_THR_MSK (7<<10) /* Bit 12..10: Collision Threshold Mask */ |
| /* Bit 9.. 8: reserved */ |
| #define GM_TXCR_PAD_PAT_MSK 0xff /* Bit 7.. 0: Padding Pattern Mask */ |
| /* (Yukon-2 only) */ |
| |
| #define TX_COL_THR(x) (SHIFT10(x) & GM_TXCR_COL_THR_MSK) |
| |
| #define TX_COL_DEF 0x04 |
| |
| /* GM_RX_CTRL 16 bit r/w Receive Control Register */ |
| #define GM_RXCR_UCF_ENA BIT_15S /* Enable Unicast filtering */ |
| #define GM_RXCR_MCF_ENA BIT_14S /* Enable Multicast filtering */ |
| #define GM_RXCR_CRC_DIS BIT_13S /* Remove 4-byte CRC */ |
| #define GM_RXCR_PASS_FC BIT_12S /* Pass FC packets to FIFO (Yukon-1 only) */ |
| /* Bit 11.. 0: reserved */ |
| |
| /* GM_TX_PARAM 16 bit r/w Transmit Parameter Register */ |
| #define GM_TXPA_JAMLEN_MSK (3<<14) /* Bit 15..14: Jam Length Mask */ |
| #define GM_TXPA_JAMIPG_MSK (0x1f<<9) /* Bit 13.. 9: Jam IPG Mask */ |
| #define GM_TXPA_JAMDAT_MSK (0x1f<<4) /* Bit 8.. 4: IPG Jam to Data Mask */ |
| #define GM_TXPA_BO_LIM_MSK 0x0f /* Bit 3.. 0: Backoff Limit Mask */ |
| /* (Yukon-2 only) */ |
| |
| #define TX_JAM_LEN_VAL(x) (SHIFT14(x) & GM_TXPA_JAMLEN_MSK) |
| #define TX_JAM_IPG_VAL(x) (SHIFT9(x) & GM_TXPA_JAMIPG_MSK) |
| #define TX_IPG_JAM_DATA(x) (SHIFT4(x) & GM_TXPA_JAMDAT_MSK) |
| #define TX_BACK_OFF_LIM(x) ((x) & GM_TXPA_BO_LIM_MSK) |
| |
| #define TX_JAM_LEN_DEF 0x03 |
| #define TX_JAM_IPG_DEF 0x0b |
| #define TX_IPG_JAM_DEF 0x1c |
| #define TX_BOF_LIM_DEF 0x04 |
| |
| /* GM_SERIAL_MODE 16 bit r/w Serial Mode Register */ |
| #define GM_SMOD_DATABL_MSK (0x1f<<11) /* Bit 15..11: Data Blinder */ |
| /* r/o on Yukon, r/w on Yukon-EC */ |
| #define GM_SMOD_LIMIT_4 BIT_10S /* 4 consecutive Tx trials */ |
| #define GM_SMOD_VLAN_ENA BIT_9S /* Enable VLAN (Max. Frame Len) */ |
| #define GM_SMOD_JUMBO_ENA BIT_8S /* Enable Jumbo (Max. Frame Len) */ |
| /* Bit 7.. 5: reserved */ |
| #define GM_SMOD_IPG_MSK 0x1f /* Bit 4.. 0: Inter-Packet Gap (IPG) */ |
| |
| #define DATA_BLIND_VAL(x) (SHIFT11(x) & GM_SMOD_DATABL_MSK) |
| #define IPG_DATA_VAL(x) ((x) & GM_SMOD_IPG_MSK) |
| |
| #define DATA_BLIND_DEF 0x04 |
| #define IPG_DATA_DEF 0x1e |
| |
| /* GM_SMI_CTRL 16 bit r/w SMI Control Register */ |
| #define GM_SMI_CT_PHY_A_MSK (0x1f<<11) /* Bit 15..11: PHY Device Address */ |
| #define GM_SMI_CT_REG_A_MSK (0x1f<<6) /* Bit 10.. 6: PHY Register Address */ |
| #define GM_SMI_CT_OP_RD BIT_5S /* OpCode Read (0=Write)*/ |
| #define GM_SMI_CT_RD_VAL BIT_4S /* Read Valid (Read completed) */ |
| #define GM_SMI_CT_BUSY BIT_3S /* Busy (Operation in progress) */ |
| /* Bit 2.. 0: reserved */ |
| |
| #define GM_SMI_CT_PHY_AD(x) (SHIFT11(x) & GM_SMI_CT_PHY_A_MSK) |
| #define GM_SMI_CT_REG_AD(x) (SHIFT6(x) & GM_SMI_CT_REG_A_MSK) |
| |
| /* GM_PHY_ADDR 16 bit r/w GPHY Address Register */ |
| /* Bit 15.. 6: reserved */ |
| #define GM_PAR_MIB_CLR BIT_5S /* Set MIB Clear Counter Mode */ |
| #define GM_PAR_MIB_TST BIT_4S /* MIB Load Counter (Test Mode) */ |
| /* Bit 3.. 0: reserved */ |
| |
| /* Receive Frame Status Encoding */ |
| #define GMR_FS_LEN_MSK (0xffffUL<<16) /* Bit 31..16: Rx Frame Length */ |
| /* Bit 15..14: reserved */ |
| #define GMR_FS_VLAN BIT_13 /* VLAN Packet */ |
| #define GMR_FS_JABBER BIT_12 /* Jabber Packet */ |
| #define GMR_FS_UN_SIZE BIT_11 /* Undersize Packet */ |
| #define GMR_FS_MC BIT_10 /* Multicast Packet */ |
| #define GMR_FS_BC BIT_9 /* Broadcast Packet */ |
| #define GMR_FS_RX_OK BIT_8 /* Receive OK (Good Packet) */ |
| #define GMR_FS_GOOD_FC BIT_7 /* Good Flow-Control Packet */ |
| #define GMR_FS_BAD_FC BIT_6 /* Bad Flow-Control Packet */ |
| #define GMR_FS_MII_ERR BIT_5 /* MII Error */ |
| #define GMR_FS_LONG_ERR BIT_4 /* Too Long Packet */ |
| #define GMR_FS_FRAGMENT BIT_3 /* Fragment */ |
| /* Bit 2: reserved */ |
| #define GMR_FS_CRC_ERR BIT_1 /* CRC Error */ |
| #define GMR_FS_RX_FF_OV BIT_0 /* Rx FIFO Overflow */ |
| |
| #define GMR_FS_LEN_SHIFT 16 |
| |
| /* |
| * GMR_FS_ANY_ERR (analogous to XMR_FS_ANY_ERR) |
| */ |
| #ifdef SK_DIAG |
| #define GMR_FS_ANY_ERR ( \ |
| GMR_FS_RX_FF_OV | \ |
| GMR_FS_CRC_ERR | \ |
| GMR_FS_FRAGMENT | \ |
| GMR_FS_MII_ERR | \ |
| GMR_FS_BAD_FC | \ |
| GMR_FS_GOOD_FC | \ |
| GMR_FS_JABBER) |
| #else |
| #define GMR_FS_ANY_ERR ( \ |
| GMR_FS_RX_FF_OV | \ |
| GMR_FS_CRC_ERR | \ |
| GMR_FS_FRAGMENT | \ |
| GMR_FS_LONG_ERR | \ |
| GMR_FS_MII_ERR | \ |
| GMR_FS_BAD_FC | \ |
| GMR_FS_GOOD_FC | \ |
| GMR_FS_UN_SIZE | \ |
| GMR_FS_JABBER) |
| #endif |
| |
| /* Rx GMAC FIFO Flush Mask (default) */ |
| #define RX_FF_FL_DEF_MSK GMR_FS_ANY_ERR |
| |
| /* typedefs *******************************************************************/ |
| |
| |
| /* function prototypes ********************************************************/ |
| |
| #ifdef __cplusplus |
| } |
| #endif /* __cplusplus */ |
| |
| #endif /* __INC_XMAC_H */ |
