| /* linux/arch/arm/mach-s5pv210/include/mach/irqs.h |
| * |
| * Copyright (c) 2010 Samsung Electronics Co., Ltd. |
| * http://www.samsung.com/ |
| * |
| * S5PV210 - IRQ definitions |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License version 2 as |
| * published by the Free Software Foundation. |
| */ |
| |
| #ifndef __ASM_ARCH_IRQS_H |
| #define __ASM_ARCH_IRQS_H __FILE__ |
| |
| #include <plat/irqs.h> |
| |
| /* VIC0: System, DMA, Timer */ |
| |
| #define IRQ_EINT16_31 S5P_IRQ_VIC0(16) |
| #define IRQ_BATF S5P_IRQ_VIC0(17) |
| #define IRQ_MDMA S5P_IRQ_VIC0(18) |
| #define IRQ_PDMA0 S5P_IRQ_VIC0(19) |
| #define IRQ_PDMA1 S5P_IRQ_VIC0(20) |
| #define IRQ_TIMER0_VIC S5P_IRQ_VIC0(21) |
| #define IRQ_TIMER1_VIC S5P_IRQ_VIC0(22) |
| #define IRQ_TIMER2_VIC S5P_IRQ_VIC0(23) |
| #define IRQ_TIMER3_VIC S5P_IRQ_VIC0(24) |
| #define IRQ_TIMER4_VIC S5P_IRQ_VIC0(25) |
| #define IRQ_SYSTIMER S5P_IRQ_VIC0(26) |
| #define IRQ_WDT S5P_IRQ_VIC0(27) |
| #define IRQ_RTC_ALARM S5P_IRQ_VIC0(28) |
| #define IRQ_RTC_TIC S5P_IRQ_VIC0(29) |
| #define IRQ_GPIOINT S5P_IRQ_VIC0(30) |
| #define IRQ_FIMC3 S5P_IRQ_VIC0(31) |
| |
| /* VIC1: ARM, Power, Memory, Connectivity, Storage */ |
| |
| #define IRQ_CORTEX0 S5P_IRQ_VIC1(0) |
| #define IRQ_CORTEX1 S5P_IRQ_VIC1(1) |
| #define IRQ_CORTEX2 S5P_IRQ_VIC1(2) |
| #define IRQ_CORTEX3 S5P_IRQ_VIC1(3) |
| #define IRQ_CORTEX4 S5P_IRQ_VIC1(4) |
| #define IRQ_IEMAPC S5P_IRQ_VIC1(5) |
| #define IRQ_IEMIEC S5P_IRQ_VIC1(6) |
| #define IRQ_ONENAND S5P_IRQ_VIC1(7) |
| #define IRQ_NFC S5P_IRQ_VIC1(8) |
| #define IRQ_CFC S5P_IRQ_VIC1(9) |
| #define IRQ_UART0 S5P_IRQ_VIC1(10) |
| #define IRQ_UART1 S5P_IRQ_VIC1(11) |
| #define IRQ_UART2 S5P_IRQ_VIC1(12) |
| #define IRQ_UART3 S5P_IRQ_VIC1(13) |
| #define IRQ_IIC S5P_IRQ_VIC1(14) |
| #define IRQ_SPI0 S5P_IRQ_VIC1(15) |
| #define IRQ_SPI1 S5P_IRQ_VIC1(16) |
| #define IRQ_SPI2 S5P_IRQ_VIC1(17) |
| #define IRQ_IRDA S5P_IRQ_VIC1(18) |
| #define IRQ_CAN0 S5P_IRQ_VIC1(19) |
| #define IRQ_CAN1 S5P_IRQ_VIC1(20) |
| #define IRQ_HSIRX S5P_IRQ_VIC1(21) |
| #define IRQ_HSITX S5P_IRQ_VIC1(22) |
| #define IRQ_UHOST S5P_IRQ_VIC1(23) |
| #define IRQ_OTG S5P_IRQ_VIC1(24) |
| #define IRQ_MSM S5P_IRQ_VIC1(25) |
| #define IRQ_HSMMC0 S5P_IRQ_VIC1(26) |
| #define IRQ_HSMMC1 S5P_IRQ_VIC1(27) |
| #define IRQ_HSMMC2 S5P_IRQ_VIC1(28) |
| #define IRQ_MIPICSI S5P_IRQ_VIC1(29) |
| #define IRQ_MIPIDSI S5P_IRQ_VIC1(30) |
| #define IRQ_ONENAND_AUDI S5P_IRQ_VIC1(31) |
| |
| /* VIC2: Multimedia, Audio, Security */ |
| |
| #define IRQ_LCD0 S5P_IRQ_VIC2(0) |
| #define IRQ_LCD1 S5P_IRQ_VIC2(1) |
| #define IRQ_LCD2 S5P_IRQ_VIC2(2) |
| #define IRQ_LCD3 S5P_IRQ_VIC2(3) |
| #define IRQ_ROTATOR S5P_IRQ_VIC2(4) |
| #define IRQ_FIMC0 S5P_IRQ_VIC2(5) |
| #define IRQ_FIMC1 S5P_IRQ_VIC2(6) |
| #define IRQ_FIMC2 S5P_IRQ_VIC2(7) |
| #define IRQ_JPEG S5P_IRQ_VIC2(8) |
| #define IRQ_2D S5P_IRQ_VIC2(9) |
| #define IRQ_3D S5P_IRQ_VIC2(10) |
| #define IRQ_MIXER S5P_IRQ_VIC2(11) |
| #define IRQ_HDMI S5P_IRQ_VIC2(12) |
| #define IRQ_IIC1 S5P_IRQ_VIC2(13) |
| #define IRQ_MFC S5P_IRQ_VIC2(14) |
| #define IRQ_TVENC S5P_IRQ_VIC2(15) |
| #define IRQ_I2S0 S5P_IRQ_VIC2(16) |
| #define IRQ_I2S1 S5P_IRQ_VIC2(17) |
| #define IRQ_I2S2 S5P_IRQ_VIC2(18) |
| #define IRQ_AC97 S5P_IRQ_VIC2(19) |
| #define IRQ_PCM0 S5P_IRQ_VIC2(20) |
| #define IRQ_PCM1 S5P_IRQ_VIC2(21) |
| #define IRQ_SPDIF S5P_IRQ_VIC2(22) |
| #define IRQ_ADC S5P_IRQ_VIC2(23) |
| #define IRQ_PENDN S5P_IRQ_VIC2(24) |
| #define IRQ_TC IRQ_PENDN |
| #define IRQ_KEYPAD S5P_IRQ_VIC2(25) |
| #define IRQ_CG S5P_IRQ_VIC2(26) |
| #define IRQ_SEC S5P_IRQ_VIC2(27) |
| #define IRQ_SECRX S5P_IRQ_VIC2(28) |
| #define IRQ_SECTX S5P_IRQ_VIC2(29) |
| #define IRQ_SDMIRQ S5P_IRQ_VIC2(30) |
| #define IRQ_SDMFIQ S5P_IRQ_VIC2(31) |
| |
| /* VIC3: Etc */ |
| |
| #define IRQ_IPC S5P_IRQ_VIC3(0) |
| #define IRQ_HOSTIF S5P_IRQ_VIC3(1) |
| #define IRQ_MMC3 S5P_IRQ_VIC3(2) |
| #define IRQ_CEC S5P_IRQ_VIC3(3) |
| #define IRQ_TSI S5P_IRQ_VIC3(4) |
| #define IRQ_MDNIE0 S5P_IRQ_VIC3(5) |
| #define IRQ_MDNIE1 S5P_IRQ_VIC3(6) |
| #define IRQ_MDNIE2 S5P_IRQ_VIC3(7) |
| #define IRQ_MDNIE3 S5P_IRQ_VIC3(8) |
| #define IRQ_VIC_END S5P_IRQ_VIC3(31) |
| |
| #define S5P_EINT_BASE1 (S5P_IRQ_VIC0(0)) |
| #define S5P_EINT_BASE2 (IRQ_VIC_END + 1) |
| |
| /* Set the default NR_IRQS */ |
| #define NR_IRQS (IRQ_EINT(31) + 1) |
| |
| /* Compatibility */ |
| #define IRQ_LCD_FIFO IRQ_LCD0 |
| #define IRQ_LCD_VSYNC IRQ_LCD1 |
| #define IRQ_LCD_SYSTEM IRQ_LCD2 |
| |
| #endif /* ASM_ARCH_IRQS_H */ |
