Google Git
Sign in
gfiber / kernel / bruno / baaf0c65bc8ea9c7a404b09bc8cc3b8a1e4f18df / . / drivers / staging / sm750fb / ddk750_reg.h
blob: 16a01c25442c93772e9784622898cbfb432474dd [file] [log] [blame]
#ifndef DDK750_REG_H__
#define DDK750_REG_H__
/* New register for SM750LE */
#define DE_STATE1 0x100054
#define DE_STATE1_DE_ABORT 0:0
#define DE_STATE1_DE_ABORT_OFF 0
#define DE_STATE1_DE_ABORT_ON 1
#define DE_STATE2 0x100058
#define DE_STATE2_DE_FIFO 3:3
#define DE_STATE2_DE_FIFO_NOTEMPTY 0
#define DE_STATE2_DE_FIFO_EMPTY 1
#define DE_STATE2_DE_STATUS 2:2
#define DE_STATE2_DE_STATUS_IDLE 0
#define DE_STATE2_DE_STATUS_BUSY 1
#define DE_STATE2_DE_MEM_FIFO 1:1
#define DE_STATE2_DE_MEM_FIFO_NOTEMPTY 0
#define DE_STATE2_DE_MEM_FIFO_EMPTY 1
#define DE_STATE2_DE_RESERVED 0:0
#define SYSTEM_CTRL 0x000000
#define SYSTEM_CTRL_DPMS 31:30
#define SYSTEM_CTRL_DPMS_VPHP 0
#define SYSTEM_CTRL_DPMS_VPHN 1
#define SYSTEM_CTRL_DPMS_VNHP 2
#define SYSTEM_CTRL_DPMS_VNHN 3
#define SYSTEM_CTRL_PCI_BURST 29:29
#define SYSTEM_CTRL_PCI_BURST_OFF 0
#define SYSTEM_CTRL_PCI_BURST_ON 1
#define SYSTEM_CTRL_PCI_MASTER 25:25
#define SYSTEM_CTRL_PCI_MASTER_OFF 0
#define SYSTEM_CTRL_PCI_MASTER_ON 1
#define SYSTEM_CTRL_LATENCY_TIMER 24:24
#define SYSTEM_CTRL_LATENCY_TIMER_ON 0
#define SYSTEM_CTRL_LATENCY_TIMER_OFF 1
#define SYSTEM_CTRL_DE_FIFO 23:23
#define SYSTEM_CTRL_DE_FIFO_NOTEMPTY 0
#define SYSTEM_CTRL_DE_FIFO_EMPTY 1
#define SYSTEM_CTRL_DE_STATUS 22:22
#define SYSTEM_CTRL_DE_STATUS_IDLE 0
#define SYSTEM_CTRL_DE_STATUS_BUSY 1
#define SYSTEM_CTRL_DE_MEM_FIFO 21:21
#define SYSTEM_CTRL_DE_MEM_FIFO_NOTEMPTY 0
#define SYSTEM_CTRL_DE_MEM_FIFO_EMPTY 1
#define SYSTEM_CTRL_CSC_STATUS 20:20
#define SYSTEM_CTRL_CSC_STATUS_IDLE 0
#define SYSTEM_CTRL_CSC_STATUS_BUSY 1
#define SYSTEM_CTRL_CRT_VSYNC 19:19
#define SYSTEM_CTRL_CRT_VSYNC_INACTIVE 0
#define SYSTEM_CTRL_CRT_VSYNC_ACTIVE 1
#define SYSTEM_CTRL_PANEL_VSYNC 18:18
#define SYSTEM_CTRL_PANEL_VSYNC_INACTIVE 0
#define SYSTEM_CTRL_PANEL_VSYNC_ACTIVE 1
#define SYSTEM_CTRL_CURRENT_BUFFER 17:17
#define SYSTEM_CTRL_CURRENT_BUFFER_NORMAL 0
#define SYSTEM_CTRL_CURRENT_BUFFER_FLIP_PENDING 1
#define SYSTEM_CTRL_DMA_STATUS 16:16
#define SYSTEM_CTRL_DMA_STATUS_IDLE 0
#define SYSTEM_CTRL_DMA_STATUS_BUSY 1
#define SYSTEM_CTRL_PCI_BURST_READ 15:15
#define SYSTEM_CTRL_PCI_BURST_READ_OFF 0
#define SYSTEM_CTRL_PCI_BURST_READ_ON 1
#define SYSTEM_CTRL_DE_ABORT 13:13
#define SYSTEM_CTRL_DE_ABORT_OFF 0
#define SYSTEM_CTRL_DE_ABORT_ON 1
#define SYSTEM_CTRL_PCI_SUBSYS_ID_LOCK 11:11
#define SYSTEM_CTRL_PCI_SUBSYS_ID_LOCK_OFF 0
#define SYSTEM_CTRL_PCI_SUBSYS_ID_LOCK_ON 1
#define SYSTEM_CTRL_PCI_RETRY 7:7
#define SYSTEM_CTRL_PCI_RETRY_ON 0
#define SYSTEM_CTRL_PCI_RETRY_OFF 1
#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE 5:4
#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_1 0
#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_2 1
#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_4 2
#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_8 3
#define SYSTEM_CTRL_CRT_TRISTATE 3:3
#define SYSTEM_CTRL_CRT_TRISTATE_OFF 0
#define SYSTEM_CTRL_CRT_TRISTATE_ON 1
#define SYSTEM_CTRL_PCIMEM_TRISTATE 2:2
#define SYSTEM_CTRL_PCIMEM_TRISTATE_OFF 0
#define SYSTEM_CTRL_PCIMEM_TRISTATE_ON 1
#define SYSTEM_CTRL_LOCALMEM_TRISTATE 1:1
#define SYSTEM_CTRL_LOCALMEM_TRISTATE_OFF 0
#define SYSTEM_CTRL_LOCALMEM_TRISTATE_ON 1
#define SYSTEM_CTRL_PANEL_TRISTATE 0:0
#define SYSTEM_CTRL_PANEL_TRISTATE_OFF 0
#define SYSTEM_CTRL_PANEL_TRISTATE_ON 1
#define MISC_CTRL 0x000004
#define MISC_CTRL_DRAM_RERESH_COUNT 27:27
#define MISC_CTRL_DRAM_RERESH_COUNT_1ROW 0
#define MISC_CTRL_DRAM_RERESH_COUNT_3ROW 1
#define MISC_CTRL_DRAM_REFRESH_TIME 26:25
#define MISC_CTRL_DRAM_REFRESH_TIME_8 0
#define MISC_CTRL_DRAM_REFRESH_TIME_16 1
#define MISC_CTRL_DRAM_REFRESH_TIME_32 2
#define MISC_CTRL_DRAM_REFRESH_TIME_64 3
#define MISC_CTRL_INT_OUTPUT 24:24
#define MISC_CTRL_INT_OUTPUT_NORMAL 0
#define MISC_CTRL_INT_OUTPUT_INVERT 1
#define MISC_CTRL_PLL_CLK_COUNT 23:23
#define MISC_CTRL_PLL_CLK_COUNT_OFF 0
#define MISC_CTRL_PLL_CLK_COUNT_ON 1
#define MISC_CTRL_DAC_POWER 20:20
#define MISC_CTRL_DAC_POWER_ON 0
#define MISC_CTRL_DAC_POWER_OFF 1
#define MISC_CTRL_CLK_SELECT 16:16
#define MISC_CTRL_CLK_SELECT_OSC 0
#define MISC_CTRL_CLK_SELECT_TESTCLK 1
#define MISC_CTRL_DRAM_COLUMN_SIZE 15:14
#define MISC_CTRL_DRAM_COLUMN_SIZE_256 0
#define MISC_CTRL_DRAM_COLUMN_SIZE_512 1
#define MISC_CTRL_DRAM_COLUMN_SIZE_1024 2
#define MISC_CTRL_LOCALMEM_SIZE 13:12
#define MISC_CTRL_LOCALMEM_SIZE_8M 3
#define MISC_CTRL_LOCALMEM_SIZE_16M 0
#define MISC_CTRL_LOCALMEM_SIZE_32M 1
#define MISC_CTRL_LOCALMEM_SIZE_64M 2
#define MISC_CTRL_DRAM_TWTR 11:11
#define MISC_CTRL_DRAM_TWTR_2CLK 0
#define MISC_CTRL_DRAM_TWTR_1CLK 1
#define MISC_CTRL_DRAM_TWR 10:10
#define MISC_CTRL_DRAM_TWR_3CLK 0
#define MISC_CTRL_DRAM_TWR_2CLK 1
#define MISC_CTRL_DRAM_TRP 9:9
#define MISC_CTRL_DRAM_TRP_3CLK 0
#define MISC_CTRL_DRAM_TRP_4CLK 1
#define MISC_CTRL_DRAM_TRFC 8:8
#define MISC_CTRL_DRAM_TRFC_12CLK 0
#define MISC_CTRL_DRAM_TRFC_14CLK 1
#define MISC_CTRL_DRAM_TRAS 7:7
#define MISC_CTRL_DRAM_TRAS_7CLK 0
#define MISC_CTRL_DRAM_TRAS_8CLK 1
#define MISC_CTRL_LOCALMEM_RESET 6:6
#define MISC_CTRL_LOCALMEM_RESET_RESET 0
#define MISC_CTRL_LOCALMEM_RESET_NORMAL 1
#define MISC_CTRL_LOCALMEM_STATE 5:5
#define MISC_CTRL_LOCALMEM_STATE_ACTIVE 0
#define MISC_CTRL_LOCALMEM_STATE_INACTIVE 1
#define MISC_CTRL_CPU_CAS_LATENCY 4:4
#define MISC_CTRL_CPU_CAS_LATENCY_2CLK 0
#define MISC_CTRL_CPU_CAS_LATENCY_3CLK 1
#define MISC_CTRL_DLL 3:3
#define MISC_CTRL_DLL_ON 0
#define MISC_CTRL_DLL_OFF 1
#define MISC_CTRL_DRAM_OUTPUT 2:2
#define MISC_CTRL_DRAM_OUTPUT_LOW 0
#define MISC_CTRL_DRAM_OUTPUT_HIGH 1
#define MISC_CTRL_LOCALMEM_BUS_SIZE 1:1
#define MISC_CTRL_LOCALMEM_BUS_SIZE_32 0
#define MISC_CTRL_LOCALMEM_BUS_SIZE_64 1
#define MISC_CTRL_EMBEDDED_LOCALMEM 0:0
#define MISC_CTRL_EMBEDDED_LOCALMEM_ON 0
#define MISC_CTRL_EMBEDDED_LOCALMEM_OFF 1
#define GPIO_MUX 0x000008
#define GPIO_MUX_31 31:31
#define GPIO_MUX_31_GPIO 0
#define GPIO_MUX_31_I2C 1
#define GPIO_MUX_30 30:30
#define GPIO_MUX_30_GPIO 0
#define GPIO_MUX_30_I2C 1
#define GPIO_MUX_29 29:29
#define GPIO_MUX_29_GPIO 0
#define GPIO_MUX_29_SSP1 1
#define GPIO_MUX_28 28:28
#define GPIO_MUX_28_GPIO 0
#define GPIO_MUX_28_SSP1 1
#define GPIO_MUX_27 27:27
#define GPIO_MUX_27_GPIO 0
#define GPIO_MUX_27_SSP1 1
#define GPIO_MUX_26 26:26
#define GPIO_MUX_26_GPIO 0
#define GPIO_MUX_26_SSP1 1
#define GPIO_MUX_25 25:25
#define GPIO_MUX_25_GPIO 0
#define GPIO_MUX_25_SSP1 1
#define GPIO_MUX_24 24:24
#define GPIO_MUX_24_GPIO 0
#define GPIO_MUX_24_SSP0 1
#define GPIO_MUX_23 23:23
#define GPIO_MUX_23_GPIO 0
#define GPIO_MUX_23_SSP0 1
#define GPIO_MUX_22 22:22
#define GPIO_MUX_22_GPIO 0
#define GPIO_MUX_22_SSP0 1
#define GPIO_MUX_21 21:21
#define GPIO_MUX_21_GPIO 0
#define GPIO_MUX_21_SSP0 1
#define GPIO_MUX_20 20:20
#define GPIO_MUX_20_GPIO 0
#define GPIO_MUX_20_SSP0 1
#define GPIO_MUX_19 19:19
#define GPIO_MUX_19_GPIO 0
#define GPIO_MUX_19_PWM 1
#define GPIO_MUX_18 18:18
#define GPIO_MUX_18_GPIO 0
#define GPIO_MUX_18_PWM 1
#define GPIO_MUX_17 17:17
#define GPIO_MUX_17_GPIO 0
#define GPIO_MUX_17_PWM 1
#define GPIO_MUX_16 16:16
#define GPIO_MUX_16_GPIO_ZVPORT 0
#define GPIO_MUX_16_TEST_DATA 1
#define GPIO_MUX_15 15:15
#define GPIO_MUX_15_GPIO_ZVPORT 0
#define GPIO_MUX_15_TEST_DATA 1
#define GPIO_MUX_14 14:14
#define GPIO_MUX_14_GPIO_ZVPORT 0
#define GPIO_MUX_14_TEST_DATA 1
#define GPIO_MUX_13 13:13
#define GPIO_MUX_13_GPIO_ZVPORT 0
#define GPIO_MUX_13_TEST_DATA 1
#define GPIO_MUX_12 12:12
#define GPIO_MUX_12_GPIO_ZVPORT 0
#define GPIO_MUX_12_TEST_DATA 1
#define GPIO_MUX_11 11:11
#define GPIO_MUX_11_GPIO_ZVPORT 0
#define GPIO_MUX_11_TEST_DATA 1
#define GPIO_MUX_10 10:10
#define GPIO_MUX_10_GPIO_ZVPORT 0
#define GPIO_MUX_10_TEST_DATA 1
#define GPIO_MUX_9 9:9
#define GPIO_MUX_9_GPIO_ZVPORT 0
#define GPIO_MUX_9_TEST_DATA 1
#define GPIO_MUX_8 8:8
#define GPIO_MUX_8_GPIO_ZVPORT 0
#define GPIO_MUX_8_TEST_DATA 1
#define GPIO_MUX_7 7:7
#define GPIO_MUX_7_GPIO_ZVPORT 0
#define GPIO_MUX_7_TEST_DATA 1
#define GPIO_MUX_6 6:6
#define GPIO_MUX_6_GPIO_ZVPORT 0
#define GPIO_MUX_6_TEST_DATA 1
#define GPIO_MUX_5 5:5
#define GPIO_MUX_5_GPIO_ZVPORT 0
#define GPIO_MUX_5_TEST_DATA 1
#define GPIO_MUX_4 4:4
#define GPIO_MUX_4_GPIO_ZVPORT 0
#define GPIO_MUX_4_TEST_DATA 1
#define GPIO_MUX_3 3:3
#define GPIO_MUX_3_GPIO_ZVPORT 0
#define GPIO_MUX_3_TEST_DATA 1
#define GPIO_MUX_2 2:2
#define GPIO_MUX_2_GPIO_ZVPORT 0
#define GPIO_MUX_2_TEST_DATA 1
#define GPIO_MUX_1 1:1
#define GPIO_MUX_1_GPIO_ZVPORT 0
#define GPIO_MUX_1_TEST_DATA 1
#define GPIO_MUX_0 0:0
#define GPIO_MUX_0_GPIO_ZVPORT 0
#define GPIO_MUX_0_TEST_DATA 1
#define LOCALMEM_ARBITRATION 0x00000C
#define LOCALMEM_ARBITRATION_ROTATE 28:28
#define LOCALMEM_ARBITRATION_ROTATE_OFF 0
#define LOCALMEM_ARBITRATION_ROTATE_ON 1
#define LOCALMEM_ARBITRATION_VGA 26:24
#define LOCALMEM_ARBITRATION_VGA_OFF 0
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_VGA_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_DMA 22:20
#define LOCALMEM_ARBITRATION_DMA_OFF 0
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_DMA_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_ZVPORT1 18:16
#define LOCALMEM_ARBITRATION_ZVPORT1_OFF 0
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_ZVPORT0 14:12
#define LOCALMEM_ARBITRATION_ZVPORT0_OFF 0
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_VIDEO 10:8
#define LOCALMEM_ARBITRATION_VIDEO_OFF 0
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_PANEL 6:4
#define LOCALMEM_ARBITRATION_PANEL_OFF 0
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_7 7
#define LOCALMEM_ARBITRATION_CRT 2:0
#define LOCALMEM_ARBITRATION_CRT_OFF 0
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_1 1
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_2 2
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_3 3
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_4 4
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_5 5
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_6 6
#define LOCALMEM_ARBITRATION_CRT_PRIORITY_7 7
#define PCIMEM_ARBITRATION 0x000010
#define PCIMEM_ARBITRATION_ROTATE 28:28
#define PCIMEM_ARBITRATION_ROTATE_OFF 0
#define PCIMEM_ARBITRATION_ROTATE_ON 1
#define PCIMEM_ARBITRATION_VGA 26:24
#define PCIMEM_ARBITRATION_VGA_OFF 0
#define PCIMEM_ARBITRATION_VGA_PRIORITY_1 1
#define PCIMEM_ARBITRATION_VGA_PRIORITY_2 2
#define PCIMEM_ARBITRATION_VGA_PRIORITY_3 3
#define PCIMEM_ARBITRATION_VGA_PRIORITY_4 4
#define PCIMEM_ARBITRATION_VGA_PRIORITY_5 5
#define PCIMEM_ARBITRATION_VGA_PRIORITY_6 6
#define PCIMEM_ARBITRATION_VGA_PRIORITY_7 7
#define PCIMEM_ARBITRATION_DMA 22:20
#define PCIMEM_ARBITRATION_DMA_OFF 0
#define PCIMEM_ARBITRATION_DMA_PRIORITY_1 1
#define PCIMEM_ARBITRATION_DMA_PRIORITY_2 2
#define PCIMEM_ARBITRATION_DMA_PRIORITY_3 3
#define PCIMEM_ARBITRATION_DMA_PRIORITY_4 4
#define PCIMEM_ARBITRATION_DMA_PRIORITY_5 5
#define PCIMEM_ARBITRATION_DMA_PRIORITY_6 6
#define PCIMEM_ARBITRATION_DMA_PRIORITY_7 7
#define PCIMEM_ARBITRATION_ZVPORT1 18:16
#define PCIMEM_ARBITRATION_ZVPORT1_OFF 0
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_1 1
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_2 2
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_3 3
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_4 4
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_5 5
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_6 6
#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_7 7
#define PCIMEM_ARBITRATION_ZVPORT0 14:12
#define PCIMEM_ARBITRATION_ZVPORT0_OFF 0
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_1 1
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_2 2
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_3 3
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_4 4
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_5 5
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_6 6
#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_7 7
#define PCIMEM_ARBITRATION_VIDEO 10:8
#define PCIMEM_ARBITRATION_VIDEO_OFF 0
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_1 1
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_2 2
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_3 3
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_4 4
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_5 5
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_6 6
#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_7 7
#define PCIMEM_ARBITRATION_PANEL 6:4
#define PCIMEM_ARBITRATION_PANEL_OFF 0
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_1 1
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_2 2
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_3 3
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_4 4
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_5 5
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_6 6
#define PCIMEM_ARBITRATION_PANEL_PRIORITY_7 7
#define PCIMEM_ARBITRATION_CRT 2:0
#define PCIMEM_ARBITRATION_CRT_OFF 0
#define PCIMEM_ARBITRATION_CRT_PRIORITY_1 1
#define PCIMEM_ARBITRATION_CRT_PRIORITY_2 2
#define PCIMEM_ARBITRATION_CRT_PRIORITY_3 3
#define PCIMEM_ARBITRATION_CRT_PRIORITY_4 4
#define PCIMEM_ARBITRATION_CRT_PRIORITY_5 5
#define PCIMEM_ARBITRATION_CRT_PRIORITY_6 6
#define PCIMEM_ARBITRATION_CRT_PRIORITY_7 7
#define RAW_INT 0x000020
#define RAW_INT_ZVPORT1_VSYNC 4:4
#define RAW_INT_ZVPORT1_VSYNC_INACTIVE 0
#define RAW_INT_ZVPORT1_VSYNC_ACTIVE 1
#define RAW_INT_ZVPORT1_VSYNC_CLEAR 1
#define RAW_INT_ZVPORT0_VSYNC 3:3
#define RAW_INT_ZVPORT0_VSYNC_INACTIVE 0
#define RAW_INT_ZVPORT0_VSYNC_ACTIVE 1
#define RAW_INT_ZVPORT0_VSYNC_CLEAR 1
#define RAW_INT_CRT_VSYNC 2:2
#define RAW_INT_CRT_VSYNC_INACTIVE 0
#define RAW_INT_CRT_VSYNC_ACTIVE 1
#define RAW_INT_CRT_VSYNC_CLEAR 1
#define RAW_INT_PANEL_VSYNC 1:1
#define RAW_INT_PANEL_VSYNC_INACTIVE 0
#define RAW_INT_PANEL_VSYNC_ACTIVE 1
#define RAW_INT_PANEL_VSYNC_CLEAR 1
#define RAW_INT_VGA_VSYNC 0:0
#define RAW_INT_VGA_VSYNC_INACTIVE 0
#define RAW_INT_VGA_VSYNC_ACTIVE 1
#define RAW_INT_VGA_VSYNC_CLEAR 1
#define INT_STATUS 0x000024
#define INT_STATUS_GPIO31 31:31
#define INT_STATUS_GPIO31_INACTIVE 0
#define INT_STATUS_GPIO31_ACTIVE 1
#define INT_STATUS_GPIO30 30:30
#define INT_STATUS_GPIO30_INACTIVE 0
#define INT_STATUS_GPIO30_ACTIVE 1
#define INT_STATUS_GPIO29 29:29
#define INT_STATUS_GPIO29_INACTIVE 0
#define INT_STATUS_GPIO29_ACTIVE 1
#define INT_STATUS_GPIO28 28:28
#define INT_STATUS_GPIO28_INACTIVE 0
#define INT_STATUS_GPIO28_ACTIVE 1
#define INT_STATUS_GPIO27 27:27
#define INT_STATUS_GPIO27_INACTIVE 0
#define INT_STATUS_GPIO27_ACTIVE 1
#define INT_STATUS_GPIO26 26:26
#define INT_STATUS_GPIO26_INACTIVE 0
#define INT_STATUS_GPIO26_ACTIVE 1
#define INT_STATUS_GPIO25 25:25
#define INT_STATUS_GPIO25_INACTIVE 0
#define INT_STATUS_GPIO25_ACTIVE 1
#define INT_STATUS_I2C 12:12
#define INT_STATUS_I2C_INACTIVE 0
#define INT_STATUS_I2C_ACTIVE 1
#define INT_STATUS_PWM 11:11
#define INT_STATUS_PWM_INACTIVE 0
#define INT_STATUS_PWM_ACTIVE 1
#define INT_STATUS_DMA1 10:10
#define INT_STATUS_DMA1_INACTIVE 0
#define INT_STATUS_DMA1_ACTIVE 1
#define INT_STATUS_DMA0 9:9
#define INT_STATUS_DMA0_INACTIVE 0
#define INT_STATUS_DMA0_ACTIVE 1
#define INT_STATUS_PCI 8:8
#define INT_STATUS_PCI_INACTIVE 0
#define INT_STATUS_PCI_ACTIVE 1
#define INT_STATUS_SSP1 7:7
#define INT_STATUS_SSP1_INACTIVE 0
#define INT_STATUS_SSP1_ACTIVE 1
#define INT_STATUS_SSP0 6:6
#define INT_STATUS_SSP0_INACTIVE 0
#define INT_STATUS_SSP0_ACTIVE 1
#define INT_STATUS_DE 5:5
#define INT_STATUS_DE_INACTIVE 0
#define INT_STATUS_DE_ACTIVE 1
#define INT_STATUS_ZVPORT1_VSYNC 4:4
#define INT_STATUS_ZVPORT1_VSYNC_INACTIVE 0
#define INT_STATUS_ZVPORT1_VSYNC_ACTIVE 1
#define INT_STATUS_ZVPORT0_VSYNC 3:3
#define INT_STATUS_ZVPORT0_VSYNC_INACTIVE 0
#define INT_STATUS_ZVPORT0_VSYNC_ACTIVE 1
#define INT_STATUS_CRT_VSYNC 2:2
#define INT_STATUS_CRT_VSYNC_INACTIVE 0
#define INT_STATUS_CRT_VSYNC_ACTIVE 1
#define INT_STATUS_PANEL_VSYNC 1:1
#define INT_STATUS_PANEL_VSYNC_INACTIVE 0
#define INT_STATUS_PANEL_VSYNC_ACTIVE 1
#define INT_STATUS_VGA_VSYNC 0:0
#define INT_STATUS_VGA_VSYNC_INACTIVE 0
#define INT_STATUS_VGA_VSYNC_ACTIVE 1
#define INT_MASK 0x000028
#define INT_MASK_GPIO31 31:31
#define INT_MASK_GPIO31_DISABLE 0
#define INT_MASK_GPIO31_ENABLE 1
#define INT_MASK_GPIO30 30:30
#define INT_MASK_GPIO30_DISABLE 0
#define INT_MASK_GPIO30_ENABLE 1
#define INT_MASK_GPIO29 29:29
#define INT_MASK_GPIO29_DISABLE 0
#define INT_MASK_GPIO29_ENABLE 1
#define INT_MASK_GPIO28 28:28
#define INT_MASK_GPIO28_DISABLE 0
#define INT_MASK_GPIO28_ENABLE 1
#define INT_MASK_GPIO27 27:27
#define INT_MASK_GPIO27_DISABLE 0
#define INT_MASK_GPIO27_ENABLE 1
#define INT_MASK_GPIO26 26:26
#define INT_MASK_GPIO26_DISABLE 0
#define INT_MASK_GPIO26_ENABLE 1
#define INT_MASK_GPIO25 25:25
#define INT_MASK_GPIO25_DISABLE 0
#define INT_MASK_GPIO25_ENABLE 1
#define INT_MASK_I2C 12:12
#define INT_MASK_I2C_DISABLE 0
#define INT_MASK_I2C_ENABLE 1
#define INT_MASK_PWM 11:11
#define INT_MASK_PWM_DISABLE 0
#define INT_MASK_PWM_ENABLE 1
#define INT_MASK_DMA1 10:10
#define INT_MASK_DMA1_DISABLE 0
#define INT_MASK_DMA1_ENABLE 1
#define INT_MASK_DMA 9:9
#define INT_MASK_DMA_DISABLE 0
#define INT_MASK_DMA_ENABLE 1
#define INT_MASK_PCI 8:8
#define INT_MASK_PCI_DISABLE 0
#define INT_MASK_PCI_ENABLE 1
#define INT_MASK_SSP1 7:7
#define INT_MASK_SSP1_DISABLE 0
#define INT_MASK_SSP1_ENABLE 1
#define INT_MASK_SSP0 6:6
#define INT_MASK_SSP0_DISABLE 0
#define INT_MASK_SSP0_ENABLE 1
#define INT_MASK_DE 5:5
#define INT_MASK_DE_DISABLE 0
#define INT_MASK_DE_ENABLE 1
#define INT_MASK_ZVPORT1_VSYNC 4:4
#define INT_MASK_ZVPORT1_VSYNC_DISABLE 0
#define INT_MASK_ZVPORT1_VSYNC_ENABLE 1
#define INT_MASK_ZVPORT0_VSYNC 3:3
#define INT_MASK_ZVPORT0_VSYNC_DISABLE 0
#define INT_MASK_ZVPORT0_VSYNC_ENABLE 1
#define INT_MASK_CRT_VSYNC 2:2
#define INT_MASK_CRT_VSYNC_DISABLE 0
#define INT_MASK_CRT_VSYNC_ENABLE 1
#define INT_MASK_PANEL_VSYNC 1:1
#define INT_MASK_PANEL_VSYNC_DISABLE 0
#define INT_MASK_PANEL_VSYNC_ENABLE 1
#define INT_MASK_VGA_VSYNC 0:0
#define INT_MASK_VGA_VSYNC_DISABLE 0
#define INT_MASK_VGA_VSYNC_ENABLE 1
#define CURRENT_GATE 0x000040
#define CURRENT_GATE_MCLK 15:14
#ifdef VALIDATION_CHIP
#define CURRENT_GATE_MCLK_112MHZ 0
#define CURRENT_GATE_MCLK_84MHZ 1
#define CURRENT_GATE_MCLK_56MHZ 2
#define CURRENT_GATE_MCLK_42MHZ 3
#else
#define CURRENT_GATE_MCLK_DIV_3 0
#define CURRENT_GATE_MCLK_DIV_4 1
#define CURRENT_GATE_MCLK_DIV_6 2
#define CURRENT_GATE_MCLK_DIV_8 3
#endif
#define CURRENT_GATE_M2XCLK 13:12
#ifdef VALIDATION_CHIP
#define CURRENT_GATE_M2XCLK_336MHZ 0
#define CURRENT_GATE_M2XCLK_168MHZ 1
#define CURRENT_GATE_M2XCLK_112MHZ 2
#define CURRENT_GATE_M2XCLK_84MHZ 3
#else
#define CURRENT_GATE_M2XCLK_DIV_1 0
#define CURRENT_GATE_M2XCLK_DIV_2 1
#define CURRENT_GATE_M2XCLK_DIV_3 2
#define CURRENT_GATE_M2XCLK_DIV_4 3
#endif
#define CURRENT_GATE_VGA 10:10
#define CURRENT_GATE_VGA_OFF 0
#define CURRENT_GATE_VGA_ON 1
#define CURRENT_GATE_PWM 9:9
#define CURRENT_GATE_PWM_OFF 0
#define CURRENT_GATE_PWM_ON 1
#define CURRENT_GATE_I2C 8:8
#define CURRENT_GATE_I2C_OFF 0
#define CURRENT_GATE_I2C_ON 1
#define CURRENT_GATE_SSP 7:7
#define CURRENT_GATE_SSP_OFF 0
#define CURRENT_GATE_SSP_ON 1
#define CURRENT_GATE_GPIO 6:6
#define CURRENT_GATE_GPIO_OFF 0
#define CURRENT_GATE_GPIO_ON 1
#define CURRENT_GATE_ZVPORT 5:5
#define CURRENT_GATE_ZVPORT_OFF 0
#define CURRENT_GATE_ZVPORT_ON 1
#define CURRENT_GATE_CSC 4:4
#define CURRENT_GATE_CSC_OFF 0
#define CURRENT_GATE_CSC_ON 1
#define CURRENT_GATE_DE 3:3
#define CURRENT_GATE_DE_OFF 0
#define CURRENT_GATE_DE_ON 1
#define CURRENT_GATE_DISPLAY 2:2
#define CURRENT_GATE_DISPLAY_OFF 0
#define CURRENT_GATE_DISPLAY_ON 1
#define CURRENT_GATE_LOCALMEM 1:1
#define CURRENT_GATE_LOCALMEM_OFF 0
#define CURRENT_GATE_LOCALMEM_ON 1
#define CURRENT_GATE_DMA 0:0
#define CURRENT_GATE_DMA_OFF 0
#define CURRENT_GATE_DMA_ON 1
#define MODE0_GATE 0x000044
#define MODE0_GATE_MCLK 15:14
#define MODE0_GATE_MCLK_112MHZ 0
#define MODE0_GATE_MCLK_84MHZ 1
#define MODE0_GATE_MCLK_56MHZ 2
#define MODE0_GATE_MCLK_42MHZ 3
#define MODE0_GATE_M2XCLK 13:12
#define MODE0_GATE_M2XCLK_336MHZ 0
#define MODE0_GATE_M2XCLK_168MHZ 1
#define MODE0_GATE_M2XCLK_112MHZ 2
#define MODE0_GATE_M2XCLK_84MHZ 3
#define MODE0_GATE_VGA 10:10
#define MODE0_GATE_VGA_OFF 0
#define MODE0_GATE_VGA_ON 1
#define MODE0_GATE_PWM 9:9
#define MODE0_GATE_PWM_OFF 0
#define MODE0_GATE_PWM_ON 1
#define MODE0_GATE_I2C 8:8
#define MODE0_GATE_I2C_OFF 0
#define MODE0_GATE_I2C_ON 1
#define MODE0_GATE_SSP 7:7
#define MODE0_GATE_SSP_OFF 0
#define MODE0_GATE_SSP_ON 1
#define MODE0_GATE_GPIO 6:6
#define MODE0_GATE_GPIO_OFF 0
#define MODE0_GATE_GPIO_ON 1
#define MODE0_GATE_ZVPORT 5:5
#define MODE0_GATE_ZVPORT_OFF 0
#define MODE0_GATE_ZVPORT_ON 1
#define MODE0_GATE_CSC 4:4
#define MODE0_GATE_CSC_OFF 0
#define MODE0_GATE_CSC_ON 1
#define MODE0_GATE_DE 3:3
#define MODE0_GATE_DE_OFF 0
#define MODE0_GATE_DE_ON 1
#define MODE0_GATE_DISPLAY 2:2
#define MODE0_GATE_DISPLAY_OFF 0
#define MODE0_GATE_DISPLAY_ON 1
#define MODE0_GATE_LOCALMEM 1:1
#define MODE0_GATE_LOCALMEM_OFF 0
#define MODE0_GATE_LOCALMEM_ON 1
#define MODE0_GATE_DMA 0:0
#define MODE0_GATE_DMA_OFF 0
#define MODE0_GATE_DMA_ON 1
#define MODE1_GATE 0x000048
#define MODE1_GATE_MCLK 15:14
#define MODE1_GATE_MCLK_112MHZ 0
#define MODE1_GATE_MCLK_84MHZ 1
#define MODE1_GATE_MCLK_56MHZ 2
#define MODE1_GATE_MCLK_42MHZ 3
#define MODE1_GATE_M2XCLK 13:12
#define MODE1_GATE_M2XCLK_336MHZ 0
#define MODE1_GATE_M2XCLK_168MHZ 1
#define MODE1_GATE_M2XCLK_112MHZ 2
#define MODE1_GATE_M2XCLK_84MHZ 3
#define MODE1_GATE_VGA 10:10
#define MODE1_GATE_VGA_OFF 0
#define MODE1_GATE_VGA_ON 1
#define MODE1_GATE_PWM 9:9
#define MODE1_GATE_PWM_OFF 0
#define MODE1_GATE_PWM_ON 1
#define MODE1_GATE_I2C 8:8
#define MODE1_GATE_I2C_OFF 0
#define MODE1_GATE_I2C_ON 1
#define MODE1_GATE_SSP 7:7
#define MODE1_GATE_SSP_OFF 0
#define MODE1_GATE_SSP_ON 1
#define MODE1_GATE_GPIO 6:6
#define MODE1_GATE_GPIO_OFF 0
#define MODE1_GATE_GPIO_ON 1
#define MODE1_GATE_ZVPORT 5:5
#define MODE1_GATE_ZVPORT_OFF 0
#define MODE1_GATE_ZVPORT_ON 1
#define MODE1_GATE_CSC 4:4
#define MODE1_GATE_CSC_OFF 0
#define MODE1_GATE_CSC_ON 1
#define MODE1_GATE_DE 3:3
#define MODE1_GATE_DE_OFF 0
#define MODE1_GATE_DE_ON 1
#define MODE1_GATE_DISPLAY 2:2
#define MODE1_GATE_DISPLAY_OFF 0
#define MODE1_GATE_DISPLAY_ON 1
#define MODE1_GATE_LOCALMEM 1:1
#define MODE1_GATE_LOCALMEM_OFF 0
#define MODE1_GATE_LOCALMEM_ON 1
#define MODE1_GATE_DMA 0:0
#define MODE1_GATE_DMA_OFF 0
#define MODE1_GATE_DMA_ON 1
#define POWER_MODE_CTRL 0x00004C
#ifdef VALIDATION_CHIP
#define POWER_MODE_CTRL_336CLK 4:4
#define POWER_MODE_CTRL_336CLK_OFF 0
#define POWER_MODE_CTRL_336CLK_ON 1
#endif
#define POWER_MODE_CTRL_OSC_INPUT 3:3
#define POWER_MODE_CTRL_OSC_INPUT_OFF 0
#define POWER_MODE_CTRL_OSC_INPUT_ON 1
#define POWER_MODE_CTRL_ACPI 2:2
#define POWER_MODE_CTRL_ACPI_OFF 0
#define POWER_MODE_CTRL_ACPI_ON 1
#define POWER_MODE_CTRL_MODE 1:0
#define POWER_MODE_CTRL_MODE_MODE0 0
#define POWER_MODE_CTRL_MODE_MODE1 1
#define POWER_MODE_CTRL_MODE_SLEEP 2
#define PCI_MASTER_BASE 0x000050
#define PCI_MASTER_BASE_ADDRESS 7:0
#define DEVICE_ID 0x000054
#define DEVICE_ID_DEVICE_ID 31:16
#define DEVICE_ID_REVISION_ID 7:0
#define PLL_CLK_COUNT 0x000058
#define PLL_CLK_COUNT_COUNTER 15:0
#define PANEL_PLL_CTRL 0x00005C
#define PANEL_PLL_CTRL_BYPASS 18:18
#define PANEL_PLL_CTRL_BYPASS_OFF 0
#define PANEL_PLL_CTRL_BYPASS_ON 1
#define PANEL_PLL_CTRL_POWER 17:17
#define PANEL_PLL_CTRL_POWER_OFF 0
#define PANEL_PLL_CTRL_POWER_ON 1
#define PANEL_PLL_CTRL_INPUT 16:16
#define PANEL_PLL_CTRL_INPUT_OSC 0
#define PANEL_PLL_CTRL_INPUT_TESTCLK 1
#ifdef VALIDATION_CHIP
#define PANEL_PLL_CTRL_OD 15:14
#else
#define PANEL_PLL_CTRL_POD 15:14
#define PANEL_PLL_CTRL_OD 13:12
#endif
#define PANEL_PLL_CTRL_N 11:8
#define PANEL_PLL_CTRL_M 7:0
#define CRT_PLL_CTRL 0x000060
#define CRT_PLL_CTRL_BYPASS 18:18
#define CRT_PLL_CTRL_BYPASS_OFF 0
#define CRT_PLL_CTRL_BYPASS_ON 1
#define CRT_PLL_CTRL_POWER 17:17
#define CRT_PLL_CTRL_POWER_OFF 0
#define CRT_PLL_CTRL_POWER_ON 1
#define CRT_PLL_CTRL_INPUT 16:16
#define CRT_PLL_CTRL_INPUT_OSC 0
#define CRT_PLL_CTRL_INPUT_TESTCLK 1
#ifdef VALIDATION_CHIP
#define CRT_PLL_CTRL_OD 15:14
#else
#define CRT_PLL_CTRL_POD 15:14
#define CRT_PLL_CTRL_OD 13:12
#endif
#define CRT_PLL_CTRL_N 11:8
#define CRT_PLL_CTRL_M 7:0
#define VGA_PLL0_CTRL 0x000064
#define VGA_PLL0_CTRL_BYPASS 18:18
#define VGA_PLL0_CTRL_BYPASS_OFF 0
#define VGA_PLL0_CTRL_BYPASS_ON 1
#define VGA_PLL0_CTRL_POWER 17:17
#define VGA_PLL0_CTRL_POWER_OFF 0
#define VGA_PLL0_CTRL_POWER_ON 1
#define VGA_PLL0_CTRL_INPUT 16:16
#define VGA_PLL0_CTRL_INPUT_OSC 0
#define VGA_PLL0_CTRL_INPUT_TESTCLK 1
#ifdef VALIDATION_CHIP
#define VGA_PLL0_CTRL_OD 15:14
#else
#define VGA_PLL0_CTRL_POD 15:14
#define VGA_PLL0_CTRL_OD 13:12
#endif
#define VGA_PLL0_CTRL_N 11:8
#define VGA_PLL0_CTRL_M 7:0
#define VGA_PLL1_CTRL 0x000068
#define VGA_PLL1_CTRL_BYPASS 18:18
#define VGA_PLL1_CTRL_BYPASS_OFF 0
#define VGA_PLL1_CTRL_BYPASS_ON 1
#define VGA_PLL1_CTRL_POWER 17:17
#define VGA_PLL1_CTRL_POWER_OFF 0
#define VGA_PLL1_CTRL_POWER_ON 1
#define VGA_PLL1_CTRL_INPUT 16:16
#define VGA_PLL1_CTRL_INPUT_OSC 0
#define VGA_PLL1_CTRL_INPUT_TESTCLK 1
#ifdef VALIDATION_CHIP
#define VGA_PLL1_CTRL_OD 15:14
#else
#define VGA_PLL1_CTRL_POD 15:14
#define VGA_PLL1_CTRL_OD 13:12
#endif
#define VGA_PLL1_CTRL_N 11:8
#define VGA_PLL1_CTRL_M 7:0
#define SCRATCH_DATA 0x00006c
#ifndef VALIDATION_CHIP
#define MXCLK_PLL_CTRL 0x000070
#define MXCLK_PLL_CTRL_BYPASS 18:18
#define MXCLK_PLL_CTRL_BYPASS_OFF 0
#define MXCLK_PLL_CTRL_BYPASS_ON 1
#define MXCLK_PLL_CTRL_POWER 17:17
#define MXCLK_PLL_CTRL_POWER_OFF 0
#define MXCLK_PLL_CTRL_POWER_ON 1
#define MXCLK_PLL_CTRL_INPUT 16:16
#define MXCLK_PLL_CTRL_INPUT_OSC 0
#define MXCLK_PLL_CTRL_INPUT_TESTCLK 1
#define MXCLK_PLL_CTRL_POD 15:14
#define MXCLK_PLL_CTRL_OD 13:12
#define MXCLK_PLL_CTRL_N 11:8
#define MXCLK_PLL_CTRL_M 7:0
#define VGA_CONFIGURATION 0x000088
#define VGA_CONFIGURATION_USER_DEFINE 5:4
#define VGA_CONFIGURATION_PLL 2:2
#define VGA_CONFIGURATION_PLL_VGA 0
#define VGA_CONFIGURATION_PLL_PANEL 1
#define VGA_CONFIGURATION_MODE 1:1
#define VGA_CONFIGURATION_MODE_TEXT 0
#define VGA_CONFIGURATION_MODE_GRAPHIC 1
#endif
#define GPIO_DATA 0x010000
#define GPIO_DATA_31 31:31
#define GPIO_DATA_30 30:30
#define GPIO_DATA_29 29:29
#define GPIO_DATA_28 28:28
#define GPIO_DATA_27 27:27
#define GPIO_DATA_26 26:26
#define GPIO_DATA_25 25:25
#define GPIO_DATA_24 24:24
#define GPIO_DATA_23 23:23
#define GPIO_DATA_22 22:22
#define GPIO_DATA_21 21:21
#define GPIO_DATA_20 20:20
#define GPIO_DATA_19 19:19
#define GPIO_DATA_18 18:18
#define GPIO_DATA_17 17:17
#define GPIO_DATA_16 16:16
#define GPIO_DATA_15 15:15
#define GPIO_DATA_14 14:14
#define GPIO_DATA_13 13:13
#define GPIO_DATA_12 12:12
#define GPIO_DATA_11 11:11
#define GPIO_DATA_10 10:10
#define GPIO_DATA_9 9:9
#define GPIO_DATA_8 8:8
#define GPIO_DATA_7 7:7
#define GPIO_DATA_6 6:6
#define GPIO_DATA_5 5:5
#define GPIO_DATA_4 4:4
#define GPIO_DATA_3 3:3
#define GPIO_DATA_2 2:2
#define GPIO_DATA_1 1:1
#define GPIO_DATA_0 0:0
#define GPIO_DATA_DIRECTION 0x010004
#define GPIO_DATA_DIRECTION_31 31:31
#define GPIO_DATA_DIRECTION_31_INPUT 0
#define GPIO_DATA_DIRECTION_31_OUTPUT 1
#define GPIO_DATA_DIRECTION_30 30:30
#define GPIO_DATA_DIRECTION_30_INPUT 0
#define GPIO_DATA_DIRECTION_30_OUTPUT 1
#define GPIO_DATA_DIRECTION_29 29:29
#define GPIO_DATA_DIRECTION_29_INPUT 0
#define GPIO_DATA_DIRECTION_29_OUTPUT 1
#define GPIO_DATA_DIRECTION_28 28:28
#define GPIO_DATA_DIRECTION_28_INPUT 0
#define GPIO_DATA_DIRECTION_28_OUTPUT 1
#define GPIO_DATA_DIRECTION_27 27:27
#define GPIO_DATA_DIRECTION_27_INPUT 0
#define GPIO_DATA_DIRECTION_27_OUTPUT 1
#define GPIO_DATA_DIRECTION_26 26:26
#define GPIO_DATA_DIRECTION_26_INPUT 0
#define GPIO_DATA_DIRECTION_26_OUTPUT 1
#define GPIO_DATA_DIRECTION_25 25:25
#define GPIO_DATA_DIRECTION_25_INPUT 0
#define GPIO_DATA_DIRECTION_25_OUTPUT 1
#define GPIO_DATA_DIRECTION_24 24:24
#define GPIO_DATA_DIRECTION_24_INPUT 0
#define GPIO_DATA_DIRECTION_24_OUTPUT 1
#define GPIO_DATA_DIRECTION_23 23:23
#define GPIO_DATA_DIRECTION_23_INPUT 0
#define GPIO_DATA_DIRECTION_23_OUTPUT 1
#define GPIO_DATA_DIRECTION_22 22:22
#define GPIO_DATA_DIRECTION_22_INPUT 0
#define GPIO_DATA_DIRECTION_22_OUTPUT 1
#define GPIO_DATA_DIRECTION_21 21:21
#define GPIO_DATA_DIRECTION_21_INPUT 0
#define GPIO_DATA_DIRECTION_21_OUTPUT 1
#define GPIO_DATA_DIRECTION_20 20:20
#define GPIO_DATA_DIRECTION_20_INPUT 0
#define GPIO_DATA_DIRECTION_20_OUTPUT 1
#define GPIO_DATA_DIRECTION_19 19:19
#define GPIO_DATA_DIRECTION_19_INPUT 0
#define GPIO_DATA_DIRECTION_19_OUTPUT 1
#define GPIO_DATA_DIRECTION_18 18:18
#define GPIO_DATA_DIRECTION_18_INPUT 0
#define GPIO_DATA_DIRECTION_18_OUTPUT 1
#define GPIO_DATA_DIRECTION_17 17:17
#define GPIO_DATA_DIRECTION_17_INPUT 0
#define GPIO_DATA_DIRECTION_17_OUTPUT 1
#define GPIO_DATA_DIRECTION_16 16:16
#define GPIO_DATA_DIRECTION_16_INPUT 0
#define GPIO_DATA_DIRECTION_16_OUTPUT 1
#define GPIO_DATA_DIRECTION_15 15:15
#define GPIO_DATA_DIRECTION_15_INPUT 0
#define GPIO_DATA_DIRECTION_15_OUTPUT 1
#define GPIO_DATA_DIRECTION_14 14:14
#define GPIO_DATA_DIRECTION_14_INPUT 0
#define GPIO_DATA_DIRECTION_14_OUTPUT 1
#define GPIO_DATA_DIRECTION_13 13:13
#define GPIO_DATA_DIRECTION_13_INPUT 0
#define GPIO_DATA_DIRECTION_13_OUTPUT 1
#define GPIO_DATA_DIRECTION_12 12:12
#define GPIO_DATA_DIRECTION_12_INPUT 0
#define GPIO_DATA_DIRECTION_12_OUTPUT 1
#define GPIO_DATA_DIRECTION_11 11:11
#define GPIO_DATA_DIRECTION_11_INPUT 0
#define GPIO_DATA_DIRECTION_11_OUTPUT 1
#define GPIO_DATA_DIRECTION_10 10:10
#define GPIO_DATA_DIRECTION_10_INPUT 0
#define GPIO_DATA_DIRECTION_10_OUTPUT 1
#define GPIO_DATA_DIRECTION_9 9:9
#define GPIO_DATA_DIRECTION_9_INPUT 0
#define GPIO_DATA_DIRECTION_9_OUTPUT 1
#define GPIO_DATA_DIRECTION_8 8:8
#define GPIO_DATA_DIRECTION_8_INPUT 0
#define GPIO_DATA_DIRECTION_8_OUTPUT 1
#define GPIO_DATA_DIRECTION_7 7:7
#define GPIO_DATA_DIRECTION_7_INPUT 0
#define GPIO_DATA_DIRECTION_7_OUTPUT 1
#define GPIO_DATA_DIRECTION_6 6:6
#define GPIO_DATA_DIRECTION_6_INPUT 0
#define GPIO_DATA_DIRECTION_6_OUTPUT 1
#define GPIO_DATA_DIRECTION_5 5:5
#define GPIO_DATA_DIRECTION_5_INPUT 0
#define GPIO_DATA_DIRECTION_5_OUTPUT 1
#define GPIO_DATA_DIRECTION_4 4:4
#define GPIO_DATA_DIRECTION_4_INPUT 0
#define GPIO_DATA_DIRECTION_4_OUTPUT 1
#define GPIO_DATA_DIRECTION_3 3:3
#define GPIO_DATA_DIRECTION_3_INPUT 0
#define GPIO_DATA_DIRECTION_3_OUTPUT 1
#define GPIO_DATA_DIRECTION_2 2:2
#define GPIO_DATA_DIRECTION_2_INPUT 0
#define GPIO_DATA_DIRECTION_2_OUTPUT 1
#define GPIO_DATA_DIRECTION_1 131
#define GPIO_DATA_DIRECTION_1_INPUT 0
#define GPIO_DATA_DIRECTION_1_OUTPUT 1
#define GPIO_DATA_DIRECTION_0 0:0
#define GPIO_DATA_DIRECTION_0_INPUT 0
#define GPIO_DATA_DIRECTION_0_OUTPUT 1
#define GPIO_INTERRUPT_SETUP 0x010008
#define GPIO_INTERRUPT_SETUP_TRIGGER_31 22:22
#define GPIO_INTERRUPT_SETUP_TRIGGER_31_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_31_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_30 21:21
#define GPIO_INTERRUPT_SETUP_TRIGGER_30_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_30_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_29 20:20
#define GPIO_INTERRUPT_SETUP_TRIGGER_29_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_29_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_28 19:19
#define GPIO_INTERRUPT_SETUP_TRIGGER_28_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_28_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_27 18:18
#define GPIO_INTERRUPT_SETUP_TRIGGER_27_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_27_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_26 17:17
#define GPIO_INTERRUPT_SETUP_TRIGGER_26_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_26_LEVEL 1
#define GPIO_INTERRUPT_SETUP_TRIGGER_25 16:16
#define GPIO_INTERRUPT_SETUP_TRIGGER_25_EDGE 0
#define GPIO_INTERRUPT_SETUP_TRIGGER_25_LEVEL 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_31 14:14
#define GPIO_INTERRUPT_SETUP_ACTIVE_31_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_31_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_30 13:13
#define GPIO_INTERRUPT_SETUP_ACTIVE_30_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_30_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_29 12:12
#define GPIO_INTERRUPT_SETUP_ACTIVE_29_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_29_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_28 11:11
#define GPIO_INTERRUPT_SETUP_ACTIVE_28_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_28_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_27 10:10
#define GPIO_INTERRUPT_SETUP_ACTIVE_27_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_27_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_26 9:9
#define GPIO_INTERRUPT_SETUP_ACTIVE_26_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_26_HIGH 1
#define GPIO_INTERRUPT_SETUP_ACTIVE_25 8:8
#define GPIO_INTERRUPT_SETUP_ACTIVE_25_LOW 0
#define GPIO_INTERRUPT_SETUP_ACTIVE_25_HIGH 1
#define GPIO_INTERRUPT_SETUP_ENABLE_31 6:6
#define GPIO_INTERRUPT_SETUP_ENABLE_31_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_31_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_30 5:5
#define GPIO_INTERRUPT_SETUP_ENABLE_30_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_30_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_29 4:4
#define GPIO_INTERRUPT_SETUP_ENABLE_29_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_29_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_28 3:3
#define GPIO_INTERRUPT_SETUP_ENABLE_28_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_28_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_27 2:2
#define GPIO_INTERRUPT_SETUP_ENABLE_27_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_27_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_26 1:1
#define GPIO_INTERRUPT_SETUP_ENABLE_26_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_26_INTERRUPT 1
#define GPIO_INTERRUPT_SETUP_ENABLE_25 0:0
#define GPIO_INTERRUPT_SETUP_ENABLE_25_GPIO 0
#define GPIO_INTERRUPT_SETUP_ENABLE_25_INTERRUPT 1
#define GPIO_INTERRUPT_STATUS 0x01000C
#define GPIO_INTERRUPT_STATUS_31 22:22
#define GPIO_INTERRUPT_STATUS_31_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_31_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_31_RESET 1
#define GPIO_INTERRUPT_STATUS_30 21:21
#define GPIO_INTERRUPT_STATUS_30_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_30_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_30_RESET 1
#define GPIO_INTERRUPT_STATUS_29 20:20
#define GPIO_INTERRUPT_STATUS_29_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_29_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_29_RESET 1
#define GPIO_INTERRUPT_STATUS_28 19:19
#define GPIO_INTERRUPT_STATUS_28_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_28_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_28_RESET 1
#define GPIO_INTERRUPT_STATUS_27 18:18
#define GPIO_INTERRUPT_STATUS_27_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_27_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_27_RESET 1
#define GPIO_INTERRUPT_STATUS_26 17:17
#define GPIO_INTERRUPT_STATUS_26_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_26_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_26_RESET 1
#define GPIO_INTERRUPT_STATUS_25 16:16
#define GPIO_INTERRUPT_STATUS_25_INACTIVE 0
#define GPIO_INTERRUPT_STATUS_25_ACTIVE 1
#define GPIO_INTERRUPT_STATUS_25_RESET 1
#define PANEL_DISPLAY_CTRL 0x080000
#define PANEL_DISPLAY_CTRL_RESERVED_1_MASK 31:30
#define PANEL_DISPLAY_CTRL_RESERVED_1_MASK_DISABLE 0
#define PANEL_DISPLAY_CTRL_RESERVED_1_MASK_ENABLE 3
#define PANEL_DISPLAY_CTRL_SELECT 29:28
#define PANEL_DISPLAY_CTRL_SELECT_PANEL 0
#define PANEL_DISPLAY_CTRL_SELECT_VGA 1
#define PANEL_DISPLAY_CTRL_SELECT_CRT 2
#define PANEL_DISPLAY_CTRL_FPEN 27:27
#define PANEL_DISPLAY_CTRL_FPEN_LOW 0
#define PANEL_DISPLAY_CTRL_FPEN_HIGH 1
#define PANEL_DISPLAY_CTRL_VBIASEN 26:26
#define PANEL_DISPLAY_CTRL_VBIASEN_LOW 0
#define PANEL_DISPLAY_CTRL_VBIASEN_HIGH 1
#define PANEL_DISPLAY_CTRL_DATA 25:25
#define PANEL_DISPLAY_CTRL_DATA_DISABLE 0
#define PANEL_DISPLAY_CTRL_DATA_ENABLE 1
#define PANEL_DISPLAY_CTRL_FPVDDEN 24:24
#define PANEL_DISPLAY_CTRL_FPVDDEN_LOW 0
#define PANEL_DISPLAY_CTRL_FPVDDEN_HIGH 1
#define PANEL_DISPLAY_CTRL_RESERVED_2_MASK 23:20
#define PANEL_DISPLAY_CTRL_RESERVED_2_MASK_DISABLE 0
#define PANEL_DISPLAY_CTRL_RESERVED_2_MASK_ENABLE 15
#define PANEL_DISPLAY_CTRL_TFT_DISP 19:18
#define PANEL_DISPLAY_CTRL_TFT_DISP_24 0
#define PANEL_DISPLAY_CTRL_TFT_DISP_36 1
#define PANEL_DISPLAY_CTRL_TFT_DISP_18 2
#define PANEL_DISPLAY_CTRL_DUAL_DISPLAY 19:19
#define PANEL_DISPLAY_CTRL_DUAL_DISPLAY_DISABLE 0
#define PANEL_DISPLAY_CTRL_DUAL_DISPLAY_ENABLE 1
#define PANEL_DISPLAY_CTRL_DOUBLE_PIXEL 18:18
#define PANEL_DISPLAY_CTRL_DOUBLE_PIXEL_DISABLE 0
#define PANEL_DISPLAY_CTRL_DOUBLE_PIXEL_ENABLE 1
#define PANEL_DISPLAY_CTRL_FIFO 17:16
#define PANEL_DISPLAY_CTRL_FIFO_1 0
#define PANEL_DISPLAY_CTRL_FIFO_3 1
#define PANEL_DISPLAY_CTRL_FIFO_7 2
#define PANEL_DISPLAY_CTRL_FIFO_11 3
#define PANEL_DISPLAY_CTRL_RESERVED_3_MASK 15:15
#define PANEL_DISPLAY_CTRL_RESERVED_3_MASK_DISABLE 0
#define PANEL_DISPLAY_CTRL_RESERVED_3_MASK_ENABLE 1
#define PANEL_DISPLAY_CTRL_CLOCK_PHASE 14:14
#define PANEL_DISPLAY_CTRL_CLOCK_PHASE_ACTIVE_HIGH 0
#define PANEL_DISPLAY_CTRL_CLOCK_PHASE_ACTIVE_LOW 1
#define PANEL_DISPLAY_CTRL_VSYNC_PHASE 13:13
#define PANEL_DISPLAY_CTRL_VSYNC_PHASE_ACTIVE_HIGH 0
#define PANEL_DISPLAY_CTRL_VSYNC_PHASE_ACTIVE_LOW 1
#define PANEL_DISPLAY_CTRL_HSYNC_PHASE 12:12
#define PANEL_DISPLAY_CTRL_HSYNC_PHASE_ACTIVE_HIGH 0
#define PANEL_DISPLAY_CTRL_HSYNC_PHASE_ACTIVE_LOW 1
#define PANEL_DISPLAY_CTRL_VSYNC 11:11
#define PANEL_DISPLAY_CTRL_VSYNC_ACTIVE_HIGH 0
#define PANEL_DISPLAY_CTRL_VSYNC_ACTIVE_LOW 1
#define PANEL_DISPLAY_CTRL_CAPTURE_TIMING 10:10
#define PANEL_DISPLAY_CTRL_CAPTURE_TIMING_DISABLE 0
#define PANEL_DISPLAY_CTRL_CAPTURE_TIMING_ENABLE 1
#define PANEL_DISPLAY_CTRL_COLOR_KEY 9:9
#define PANEL_DISPLAY_CTRL_COLOR_KEY_DISABLE 0
#define PANEL_DISPLAY_CTRL_COLOR_KEY_ENABLE 1
#define PANEL_DISPLAY_CTRL_TIMING 8:8
#define PANEL_DISPLAY_CTRL_TIMING_DISABLE 0
#define PANEL_DISPLAY_CTRL_TIMING_ENABLE 1
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DIR 7:7
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DIR_DOWN 0
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DIR_UP 1
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN 6:6
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DISABLE 0
#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_ENABLE 1
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DIR 5:5
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DIR_RIGHT 0
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DIR_LEFT 1
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN 4:4
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DISABLE 0
#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_ENABLE 1
#define PANEL_DISPLAY_CTRL_GAMMA 3:3
#define PANEL_DISPLAY_CTRL_GAMMA_DISABLE 0
#define PANEL_DISPLAY_CTRL_GAMMA_ENABLE 1
#define PANEL_DISPLAY_CTRL_PLANE 2:2
#define PANEL_DISPLAY_CTRL_PLANE_DISABLE 0
#define PANEL_DISPLAY_CTRL_PLANE_ENABLE 1
#define PANEL_DISPLAY_CTRL_FORMAT 1:0
#define PANEL_DISPLAY_CTRL_FORMAT_8 0
#define PANEL_DISPLAY_CTRL_FORMAT_16 1
#define PANEL_DISPLAY_CTRL_FORMAT_32 2
#define PANEL_PAN_CTRL 0x080004
#define PANEL_PAN_CTRL_VERTICAL_PAN 31:24
#define PANEL_PAN_CTRL_VERTICAL_VSYNC 21:16
#define PANEL_PAN_CTRL_HORIZONTAL_PAN 15:8
#define PANEL_PAN_CTRL_HORIZONTAL_VSYNC 5:0
#define PANEL_COLOR_KEY 0x080008
#define PANEL_COLOR_KEY_MASK 31:16
#define PANEL_COLOR_KEY_VALUE 15:0
#define PANEL_FB_ADDRESS 0x08000C
#define PANEL_FB_ADDRESS_STATUS 31:31
#define PANEL_FB_ADDRESS_STATUS_CURRENT 0
#define PANEL_FB_ADDRESS_STATUS_PENDING 1
#define PANEL_FB_ADDRESS_EXT 27:27
#define PANEL_FB_ADDRESS_EXT_LOCAL 0
#define PANEL_FB_ADDRESS_EXT_EXTERNAL 1
#define PANEL_FB_ADDRESS_ADDRESS 25:0
#define PANEL_FB_WIDTH 0x080010
#define PANEL_FB_WIDTH_WIDTH 29:16
#define PANEL_FB_WIDTH_OFFSET 13:0
#define PANEL_WINDOW_WIDTH 0x080014
#define PANEL_WINDOW_WIDTH_WIDTH 27:16
#define PANEL_WINDOW_WIDTH_X 11:0
#define PANEL_WINDOW_HEIGHT 0x080018
#define PANEL_WINDOW_HEIGHT_HEIGHT 27:16
#define PANEL_WINDOW_HEIGHT_Y 11:0
#define PANEL_PLANE_TL 0x08001C
#define PANEL_PLANE_TL_TOP 26:16
#define PANEL_PLANE_TL_LEFT 10:0
#define PANEL_PLANE_BR 0x080020
#define PANEL_PLANE_BR_BOTTOM 26:16
#define PANEL_PLANE_BR_RIGHT 10:0
#define PANEL_HORIZONTAL_TOTAL 0x080024
#define PANEL_HORIZONTAL_TOTAL_TOTAL 27:16
#define PANEL_HORIZONTAL_TOTAL_DISPLAY_END 11:0
#define PANEL_HORIZONTAL_SYNC 0x080028
#define PANEL_HORIZONTAL_SYNC_WIDTH 23:16
#define PANEL_HORIZONTAL_SYNC_START 11:0
#define PANEL_VERTICAL_TOTAL 0x08002C
#define PANEL_VERTICAL_TOTAL_TOTAL 26:16
#define PANEL_VERTICAL_TOTAL_DISPLAY_END 10:0
#define PANEL_VERTICAL_SYNC 0x080030
#define PANEL_VERTICAL_SYNC_HEIGHT 21:16
#define PANEL_VERTICAL_SYNC_START 10:0
#define PANEL_CURRENT_LINE 0x080034
#define PANEL_CURRENT_LINE_LINE 10:0
/* Video Control */
#define VIDEO_DISPLAY_CTRL 0x080040
#define VIDEO_DISPLAY_CTRL_LINE_BUFFER 18:18
#define VIDEO_DISPLAY_CTRL_LINE_BUFFER_DISABLE 0
#define VIDEO_DISPLAY_CTRL_LINE_BUFFER_ENABLE 1
#define VIDEO_DISPLAY_CTRL_FIFO 17:16
#define VIDEO_DISPLAY_CTRL_FIFO_1 0
#define VIDEO_DISPLAY_CTRL_FIFO_3 1
#define VIDEO_DISPLAY_CTRL_FIFO_7 2
#define VIDEO_DISPLAY_CTRL_FIFO_11 3
#define VIDEO_DISPLAY_CTRL_BUFFER 15:15
#define VIDEO_DISPLAY_CTRL_BUFFER_0 0
#define VIDEO_DISPLAY_CTRL_BUFFER_1 1
#define VIDEO_DISPLAY_CTRL_CAPTURE 14:14
#define VIDEO_DISPLAY_CTRL_CAPTURE_DISABLE 0
#define VIDEO_DISPLAY_CTRL_CAPTURE_ENABLE 1
#define VIDEO_DISPLAY_CTRL_DOUBLE_BUFFER 13:13
#define VIDEO_DISPLAY_CTRL_DOUBLE_BUFFER_DISABLE 0
#define VIDEO_DISPLAY_CTRL_DOUBLE_BUFFER_ENABLE 1
#define VIDEO_DISPLAY_CTRL_BYTE_SWAP 12:12
#define VIDEO_DISPLAY_CTRL_BYTE_SWAP_DISABLE 0
#define VIDEO_DISPLAY_CTRL_BYTE_SWAP_ENABLE 1
#define VIDEO_DISPLAY_CTRL_VERTICAL_SCALE 11:11
#define VIDEO_DISPLAY_CTRL_VERTICAL_SCALE_NORMAL 0
#define VIDEO_DISPLAY_CTRL_VERTICAL_SCALE_HALF 1
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_SCALE 10:10
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_SCALE_NORMAL 0
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_SCALE_HALF 1
#define VIDEO_DISPLAY_CTRL_VERTICAL_MODE 9:9
#define VIDEO_DISPLAY_CTRL_VERTICAL_MODE_REPLICATE 0
#define VIDEO_DISPLAY_CTRL_VERTICAL_MODE_INTERPOLATE 1
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_MODE 8:8
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_MODE_REPLICATE 0
#define VIDEO_DISPLAY_CTRL_HORIZONTAL_MODE_INTERPOLATE 1
#define VIDEO_DISPLAY_CTRL_PIXEL 7:4
#define VIDEO_DISPLAY_CTRL_GAMMA 3:3
#define VIDEO_DISPLAY_CTRL_GAMMA_DISABLE 0
#define VIDEO_DISPLAY_CTRL_GAMMA_ENABLE 1
#define VIDEO_DISPLAY_CTRL_PLANE 2:2
#define VIDEO_DISPLAY_CTRL_PLANE_DISABLE 0
#define VIDEO_DISPLAY_CTRL_PLANE_ENABLE 1
#define VIDEO_DISPLAY_CTRL_FORMAT 1:0
#define VIDEO_DISPLAY_CTRL_FORMAT_8 0
#define VIDEO_DISPLAY_CTRL_FORMAT_16 1
#define VIDEO_DISPLAY_CTRL_FORMAT_32 2
#define VIDEO_DISPLAY_CTRL_FORMAT_YUV 3
#define VIDEO_FB_0_ADDRESS 0x080044
#define VIDEO_FB_0_ADDRESS_STATUS 31:31
#define VIDEO_FB_0_ADDRESS_STATUS_CURRENT 0
#define VIDEO_FB_0_ADDRESS_STATUS_PENDING 1
#define VIDEO_FB_0_ADDRESS_EXT 27:27
#define VIDEO_FB_0_ADDRESS_EXT_LOCAL 0
#define VIDEO_FB_0_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_FB_0_ADDRESS_ADDRESS 25:0
#define VIDEO_FB_WIDTH 0x080048
#define VIDEO_FB_WIDTH_WIDTH 29:16
#define VIDEO_FB_WIDTH_OFFSET 13:0
#define VIDEO_FB_0_LAST_ADDRESS 0x08004C
#define VIDEO_FB_0_LAST_ADDRESS_EXT 27:27
#define VIDEO_FB_0_LAST_ADDRESS_EXT_LOCAL 0
#define VIDEO_FB_0_LAST_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_FB_0_LAST_ADDRESS_ADDRESS 25:0
#define VIDEO_PLANE_TL 0x080050
#define VIDEO_PLANE_TL_TOP 26:16
#define VIDEO_PLANE_TL_LEFT 10:0
#define VIDEO_PLANE_BR 0x080054
#define VIDEO_PLANE_BR_BOTTOM 26:16
#define VIDEO_PLANE_BR_RIGHT 10:0
#define VIDEO_SCALE 0x080058
#define VIDEO_SCALE_VERTICAL_MODE 31:31
#define VIDEO_SCALE_VERTICAL_MODE_EXPAND 0
#define VIDEO_SCALE_VERTICAL_MODE_SHRINK 1
#define VIDEO_SCALE_VERTICAL_SCALE 27:16
#define VIDEO_SCALE_HORIZONTAL_MODE 15:15
#define VIDEO_SCALE_HORIZONTAL_MODE_EXPAND 0
#define VIDEO_SCALE_HORIZONTAL_MODE_SHRINK 1
#define VIDEO_SCALE_HORIZONTAL_SCALE 11:0
#define VIDEO_INITIAL_SCALE 0x08005C
#define VIDEO_INITIAL_SCALE_FB_1 27:16
#define VIDEO_INITIAL_SCALE_FB_0 11:0
#define VIDEO_YUV_CONSTANTS 0x080060
#define VIDEO_YUV_CONSTANTS_Y 31:24
#define VIDEO_YUV_CONSTANTS_R 23:16
#define VIDEO_YUV_CONSTANTS_G 15:8
#define VIDEO_YUV_CONSTANTS_B 7:0
#define VIDEO_FB_1_ADDRESS 0x080064
#define VIDEO_FB_1_ADDRESS_STATUS 31:31
#define VIDEO_FB_1_ADDRESS_STATUS_CURRENT 0
#define VIDEO_FB_1_ADDRESS_STATUS_PENDING 1
#define VIDEO_FB_1_ADDRESS_EXT 27:27
#define VIDEO_FB_1_ADDRESS_EXT_LOCAL 0
#define VIDEO_FB_1_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_FB_1_ADDRESS_ADDRESS 25:0
#define VIDEO_FB_1_LAST_ADDRESS 0x080068
#define VIDEO_FB_1_LAST_ADDRESS_EXT 27:27
#define VIDEO_FB_1_LAST_ADDRESS_EXT_LOCAL 0
#define VIDEO_FB_1_LAST_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_FB_1_LAST_ADDRESS_ADDRESS 25:0
/* Video Alpha Control */
#define VIDEO_ALPHA_DISPLAY_CTRL 0x080080
#define VIDEO_ALPHA_DISPLAY_CTRL_SELECT 28:28
#define VIDEO_ALPHA_DISPLAY_CTRL_SELECT_PER_PIXEL 0
#define VIDEO_ALPHA_DISPLAY_CTRL_SELECT_ALPHA 1
#define VIDEO_ALPHA_DISPLAY_CTRL_ALPHA 27:24
#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO 17:16
#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_1 0
#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_3 1
#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_7 2
#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_11 3
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_SCALE 11:11
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_SCALE_NORMAL 0
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_SCALE_HALF 1
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_SCALE 10:10
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_SCALE_NORMAL 0
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_SCALE_HALF 1
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_MODE 9:9
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_MODE_REPLICATE 0
#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_MODE_INTERPOLATE 1
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_MODE 8:8
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_MODE_REPLICATE 0
#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_MODE_INTERPOLATE 1
#define VIDEO_ALPHA_DISPLAY_CTRL_PIXEL 7:4
#define VIDEO_ALPHA_DISPLAY_CTRL_CHROMA_KEY 3:3
#define VIDEO_ALPHA_DISPLAY_CTRL_CHROMA_KEY_DISABLE 0
#define VIDEO_ALPHA_DISPLAY_CTRL_CHROMA_KEY_ENABLE 1
#define VIDEO_ALPHA_DISPLAY_CTRL_PLANE 2:2
#define VIDEO_ALPHA_DISPLAY_CTRL_PLANE_DISABLE 0
#define VIDEO_ALPHA_DISPLAY_CTRL_PLANE_ENABLE 1
#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT 1:0
#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_8 0
#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_16 1
#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4 2
#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4 3
#define VIDEO_ALPHA_FB_ADDRESS 0x080084
#define VIDEO_ALPHA_FB_ADDRESS_STATUS 31:31
#define VIDEO_ALPHA_FB_ADDRESS_STATUS_CURRENT 0
#define VIDEO_ALPHA_FB_ADDRESS_STATUS_PENDING 1
#define VIDEO_ALPHA_FB_ADDRESS_EXT 27:27
#define VIDEO_ALPHA_FB_ADDRESS_EXT_LOCAL 0
#define VIDEO_ALPHA_FB_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_ALPHA_FB_ADDRESS_ADDRESS 25:0
#define VIDEO_ALPHA_FB_WIDTH 0x080088
#define VIDEO_ALPHA_FB_WIDTH_WIDTH 29:16
#define VIDEO_ALPHA_FB_WIDTH_OFFSET 13:0
#define VIDEO_ALPHA_FB_LAST_ADDRESS 0x08008C
#define VIDEO_ALPHA_FB_LAST_ADDRESS_EXT 27:27
#define VIDEO_ALPHA_FB_LAST_ADDRESS_EXT_LOCAL 0
#define VIDEO_ALPHA_FB_LAST_ADDRESS_EXT_EXTERNAL 1
#define VIDEO_ALPHA_FB_LAST_ADDRESS_ADDRESS 25:0
#define VIDEO_ALPHA_PLANE_TL 0x080090
#define VIDEO_ALPHA_PLANE_TL_TOP 26:16
#define VIDEO_ALPHA_PLANE_TL_LEFT 10:0
#define VIDEO_ALPHA_PLANE_BR 0x080094
#define VIDEO_ALPHA_PLANE_BR_BOTTOM 26:16
#define VIDEO_ALPHA_PLANE_BR_RIGHT 10:0
#define VIDEO_ALPHA_SCALE 0x080098
#define VIDEO_ALPHA_SCALE_VERTICAL_MODE 31:31
#define VIDEO_ALPHA_SCALE_VERTICAL_MODE_EXPAND 0
#define VIDEO_ALPHA_SCALE_VERTICAL_MODE_SHRINK 1
#define VIDEO_ALPHA_SCALE_VERTICAL_SCALE 27:16
#define VIDEO_ALPHA_SCALE_HORIZONTAL_MODE 15:15
#define VIDEO_ALPHA_SCALE_HORIZONTAL_MODE_EXPAND 0
#define VIDEO_ALPHA_SCALE_HORIZONTAL_MODE_SHRINK 1
#define VIDEO_ALPHA_SCALE_HORIZONTAL_SCALE 11:0
#define VIDEO_ALPHA_INITIAL_SCALE 0x08009C
#define VIDEO_ALPHA_INITIAL_SCALE_VERTICAL 27:16
#define VIDEO_ALPHA_INITIAL_SCALE_HORIZONTAL 11:0
#define VIDEO_ALPHA_CHROMA_KEY 0x0800A0
#define VIDEO_ALPHA_CHROMA_KEY_MASK 31:16
#define VIDEO_ALPHA_CHROMA_KEY_VALUE 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_01 0x0800A4
#define VIDEO_ALPHA_COLOR_LOOKUP_01_1 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_01_0 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_23 0x0800A8
#define VIDEO_ALPHA_COLOR_LOOKUP_23_3 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_23_2 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_45 0x0800AC
#define VIDEO_ALPHA_COLOR_LOOKUP_45_5 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_45_4 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_67 0x0800B0
#define VIDEO_ALPHA_COLOR_LOOKUP_67_7 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_67_6 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_89 0x0800B4
#define VIDEO_ALPHA_COLOR_LOOKUP_89_9 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_89_8 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_AB 0x0800B8
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_CD 0x0800BC
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_BLUE 4:0
#define VIDEO_ALPHA_COLOR_LOOKUP_EF 0x0800C0
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F 31:16
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_RED 31:27
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_GREEN 26:21
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_BLUE 20:16
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E 15:0
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_RED 15:11
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_GREEN 10:5
#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_BLUE 4:0
/* Panel Cursor Control */
#define PANEL_HWC_ADDRESS 0x0800F0
#define PANEL_HWC_ADDRESS_ENABLE 31:31
#define PANEL_HWC_ADDRESS_ENABLE_DISABLE 0
#define PANEL_HWC_ADDRESS_ENABLE_ENABLE 1
#define PANEL_HWC_ADDRESS_EXT 27:27
#define PANEL_HWC_ADDRESS_EXT_LOCAL 0
#define PANEL_HWC_ADDRESS_EXT_EXTERNAL 1
#define PANEL_HWC_ADDRESS_ADDRESS 25:0
#define PANEL_HWC_LOCATION 0x0800F4
#define PANEL_HWC_LOCATION_TOP 27:27
#define PANEL_HWC_LOCATION_TOP_INSIDE 0
#define PANEL_HWC_LOCATION_TOP_OUTSIDE 1
#define PANEL_HWC_LOCATION_Y 26:16
#define PANEL_HWC_LOCATION_LEFT 11:11
#define PANEL_HWC_LOCATION_LEFT_INSIDE 0
#define PANEL_HWC_LOCATION_LEFT_OUTSIDE 1
#define PANEL_HWC_LOCATION_X 10:0
#define PANEL_HWC_COLOR_12 0x0800F8
#define PANEL_HWC_COLOR_12_2_RGB565 31:16
#define PANEL_HWC_COLOR_12_1_RGB565 15:0
#define PANEL_HWC_COLOR_3 0x0800FC
#define PANEL_HWC_COLOR_3_RGB565 15:0
/* Old Definitions +++ */
#define PANEL_HWC_COLOR_01 0x0800F8
#define PANEL_HWC_COLOR_01_1_RED 31:27
#define PANEL_HWC_COLOR_01_1_GREEN 26:21
#define PANEL_HWC_COLOR_01_1_BLUE 20:16
#define PANEL_HWC_COLOR_01_0_RED 15:11
#define PANEL_HWC_COLOR_01_0_GREEN 10:5
#define PANEL_HWC_COLOR_01_0_BLUE 4:0
#define PANEL_HWC_COLOR_2 0x0800FC
#define PANEL_HWC_COLOR_2_RED 15:11
#define PANEL_HWC_COLOR_2_GREEN 10:5
#define PANEL_HWC_COLOR_2_BLUE 4:0
/* Old Definitions --- */
/* Alpha Control */
#define ALPHA_DISPLAY_CTRL 0x080100
#define ALPHA_DISPLAY_CTRL_SELECT 28:28
#define ALPHA_DISPLAY_CTRL_SELECT_PER_PIXEL 0
#define ALPHA_DISPLAY_CTRL_SELECT_ALPHA 1
#define ALPHA_DISPLAY_CTRL_ALPHA 27:24
#define ALPHA_DISPLAY_CTRL_FIFO 17:16
#define ALPHA_DISPLAY_CTRL_FIFO_1 0
#define ALPHA_DISPLAY_CTRL_FIFO_3 1
#define ALPHA_DISPLAY_CTRL_FIFO_7 2
#define ALPHA_DISPLAY_CTRL_FIFO_11 3
#define ALPHA_DISPLAY_CTRL_PIXEL 7:4
#define ALPHA_DISPLAY_CTRL_CHROMA_KEY 3:3
#define ALPHA_DISPLAY_CTRL_CHROMA_KEY_DISABLE 0
#define ALPHA_DISPLAY_CTRL_CHROMA_KEY_ENABLE 1
#define ALPHA_DISPLAY_CTRL_PLANE 2:2
#define ALPHA_DISPLAY_CTRL_PLANE_DISABLE 0
#define ALPHA_DISPLAY_CTRL_PLANE_ENABLE 1
#define ALPHA_DISPLAY_CTRL_FORMAT 1:0
#define ALPHA_DISPLAY_CTRL_FORMAT_16 1
#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4 2
#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4 3
#define ALPHA_FB_ADDRESS 0x080104
#define ALPHA_FB_ADDRESS_STATUS 31:31
#define ALPHA_FB_ADDRESS_STATUS_CURRENT 0
#define ALPHA_FB_ADDRESS_STATUS_PENDING 1
#define ALPHA_FB_ADDRESS_EXT 27:27
#define ALPHA_FB_ADDRESS_EXT_LOCAL 0
#define ALPHA_FB_ADDRESS_EXT_EXTERNAL 1
#define ALPHA_FB_ADDRESS_ADDRESS 25:0
#define ALPHA_FB_WIDTH 0x080108
#define ALPHA_FB_WIDTH_WIDTH 29:16
#define ALPHA_FB_WIDTH_OFFSET 13:0
#define ALPHA_PLANE_TL 0x08010C
#define ALPHA_PLANE_TL_TOP 26:16
#define ALPHA_PLANE_TL_LEFT 10:0
#define ALPHA_PLANE_BR 0x080110
#define ALPHA_PLANE_BR_BOTTOM 26:16
#define ALPHA_PLANE_BR_RIGHT 10:0
#define ALPHA_CHROMA_KEY 0x080114
#define ALPHA_CHROMA_KEY_MASK 31:16
#define ALPHA_CHROMA_KEY_VALUE 15:0
#define ALPHA_COLOR_LOOKUP_01 0x080118
#define ALPHA_COLOR_LOOKUP_01_1 31:16
#define ALPHA_COLOR_LOOKUP_01_1_RED 31:27
#define ALPHA_COLOR_LOOKUP_01_1_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_01_1_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_01_0 15:0
#define ALPHA_COLOR_LOOKUP_01_0_RED 15:11
#define ALPHA_COLOR_LOOKUP_01_0_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_01_0_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_23 0x08011C
#define ALPHA_COLOR_LOOKUP_23_3 31:16
#define ALPHA_COLOR_LOOKUP_23_3_RED 31:27
#define ALPHA_COLOR_LOOKUP_23_3_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_23_3_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_23_2 15:0
#define ALPHA_COLOR_LOOKUP_23_2_RED 15:11
#define ALPHA_COLOR_LOOKUP_23_2_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_23_2_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_45 0x080120
#define ALPHA_COLOR_LOOKUP_45_5 31:16
#define ALPHA_COLOR_LOOKUP_45_5_RED 31:27
#define ALPHA_COLOR_LOOKUP_45_5_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_45_5_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_45_4 15:0
#define ALPHA_COLOR_LOOKUP_45_4_RED 15:11
#define ALPHA_COLOR_LOOKUP_45_4_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_45_4_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_67 0x080124
#define ALPHA_COLOR_LOOKUP_67_7 31:16
#define ALPHA_COLOR_LOOKUP_67_7_RED 31:27
#define ALPHA_COLOR_LOOKUP_67_7_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_67_7_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_67_6 15:0
#define ALPHA_COLOR_LOOKUP_67_6_RED 15:11
#define ALPHA_COLOR_LOOKUP_67_6_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_67_6_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_89 0x080128
#define ALPHA_COLOR_LOOKUP_89_9 31:16
#define ALPHA_COLOR_LOOKUP_89_9_RED 31:27
#define ALPHA_COLOR_LOOKUP_89_9_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_89_9_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_89_8 15:0
#define ALPHA_COLOR_LOOKUP_89_8_RED 15:11
#define ALPHA_COLOR_LOOKUP_89_8_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_89_8_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_AB 0x08012C
#define ALPHA_COLOR_LOOKUP_AB_B 31:16
#define ALPHA_COLOR_LOOKUP_AB_B_RED 31:27
#define ALPHA_COLOR_LOOKUP_AB_B_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_AB_B_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_AB_A 15:0
#define ALPHA_COLOR_LOOKUP_AB_A_RED 15:11
#define ALPHA_COLOR_LOOKUP_AB_A_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_AB_A_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_CD 0x080130
#define ALPHA_COLOR_LOOKUP_CD_D 31:16
#define ALPHA_COLOR_LOOKUP_CD_D_RED 31:27
#define ALPHA_COLOR_LOOKUP_CD_D_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_CD_D_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_CD_C 15:0
#define ALPHA_COLOR_LOOKUP_CD_C_RED 15:11
#define ALPHA_COLOR_LOOKUP_CD_C_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_CD_C_BLUE 4:0
#define ALPHA_COLOR_LOOKUP_EF 0x080134
#define ALPHA_COLOR_LOOKUP_EF_F 31:16
#define ALPHA_COLOR_LOOKUP_EF_F_RED 31:27
#define ALPHA_COLOR_LOOKUP_EF_F_GREEN 26:21
#define ALPHA_COLOR_LOOKUP_EF_F_BLUE 20:16
#define ALPHA_COLOR_LOOKUP_EF_E 15:0
#define ALPHA_COLOR_LOOKUP_EF_E_RED 15:11
#define ALPHA_COLOR_LOOKUP_EF_E_GREEN 10:5
#define ALPHA_COLOR_LOOKUP_EF_E_BLUE 4:0
/* CRT Graphics Control */
#define CRT_DISPLAY_CTRL 0x080200
#define CRT_DISPLAY_CTRL_RESERVED_1_MASK 31:27
#define CRT_DISPLAY_CTRL_RESERVED_1_MASK_DISABLE 0
#define CRT_DISPLAY_CTRL_RESERVED_1_MASK_ENABLE 0x1F
/* SM750LE definition */
#define CRT_DISPLAY_CTRL_DPMS 31:30
#define CRT_DISPLAY_CTRL_DPMS_0 0
#define CRT_DISPLAY_CTRL_DPMS_1 1
#define CRT_DISPLAY_CTRL_DPMS_2 2
#define CRT_DISPLAY_CTRL_DPMS_3 3
#define CRT_DISPLAY_CTRL_CLK 29:27
#define CRT_DISPLAY_CTRL_CLK_PLL25 0
#define CRT_DISPLAY_CTRL_CLK_PLL41 1
#define CRT_DISPLAY_CTRL_CLK_PLL62 2
#define CRT_DISPLAY_CTRL_CLK_PLL65 3
#define CRT_DISPLAY_CTRL_CLK_PLL74 4
#define CRT_DISPLAY_CTRL_CLK_PLL80 5
#define CRT_DISPLAY_CTRL_CLK_PLL108 6
#define CRT_DISPLAY_CTRL_CLK_RESERVED 7
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC 26:26
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC_DISABLE 1
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC_ENABLE 0
#define CRT_DISPLAY_CTRL_RESERVED_2_MASK 25:24
#define CRT_DISPLAY_CTRL_RESERVED_2_MASK_ENABLE 3
#define CRT_DISPLAY_CTRL_RESERVED_2_MASK_DISABLE 0
/* SM750LE definition */
#define CRT_DISPLAY_CTRL_CRTSELECT 25:25
#define CRT_DISPLAY_CTRL_CRTSELECT_VGA 0
#define CRT_DISPLAY_CTRL_CRTSELECT_CRT 1
#define CRT_DISPLAY_CTRL_RGBBIT 24:24
#define CRT_DISPLAY_CTRL_RGBBIT_24BIT 0
#define CRT_DISPLAY_CTRL_RGBBIT_12BIT 1
#define CRT_DISPLAY_CTRL_RESERVED_3_MASK 15:15
#define CRT_DISPLAY_CTRL_RESERVED_3_MASK_DISABLE 0
#define CRT_DISPLAY_CTRL_RESERVED_3_MASK_ENABLE 1
#define CRT_DISPLAY_CTRL_RESERVED_4_MASK 9:9
#define CRT_DISPLAY_CTRL_RESERVED_4_MASK_DISABLE 0
#define CRT_DISPLAY_CTRL_RESERVED_4_MASK_ENABLE 1
#ifndef VALIDATION_CHIP
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC 26:26
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC_DISABLE 1
#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC_ENABLE 0
#define CRT_DISPLAY_CTRL_CENTERING 24:24
#define CRT_DISPLAY_CTRL_CENTERING_DISABLE 0
#define CRT_DISPLAY_CTRL_CENTERING_ENABLE 1
#endif
#define CRT_DISPLAY_CTRL_LOCK_TIMING 23:23
#define CRT_DISPLAY_CTRL_LOCK_TIMING_DISABLE 0
#define CRT_DISPLAY_CTRL_LOCK_TIMING_ENABLE 1
#define CRT_DISPLAY_CTRL_EXPANSION 22:22
#define CRT_DISPLAY_CTRL_EXPANSION_DISABLE 0
#define CRT_DISPLAY_CTRL_EXPANSION_ENABLE 1
#define CRT_DISPLAY_CTRL_VERTICAL_MODE 21:21
#define CRT_DISPLAY_CTRL_VERTICAL_MODE_REPLICATE 0
#define CRT_DISPLAY_CTRL_VERTICAL_MODE_INTERPOLATE 1
#define CRT_DISPLAY_CTRL_HORIZONTAL_MODE 20:20
#define CRT_DISPLAY_CTRL_HORIZONTAL_MODE_REPLICATE 0
#define CRT_DISPLAY_CTRL_HORIZONTAL_MODE_INTERPOLATE 1
#define CRT_DISPLAY_CTRL_SELECT 19:18
#define CRT_DISPLAY_CTRL_SELECT_PANEL 0
#define CRT_DISPLAY_CTRL_SELECT_VGA 1
#define CRT_DISPLAY_CTRL_SELECT_CRT 2
#define CRT_DISPLAY_CTRL_FIFO 17:16
#define CRT_DISPLAY_CTRL_FIFO_1 0
#define CRT_DISPLAY_CTRL_FIFO_3 1
#define CRT_DISPLAY_CTRL_FIFO_7 2
#define CRT_DISPLAY_CTRL_FIFO_11 3
#define CRT_DISPLAY_CTRL_CLOCK_PHASE 14:14
#define CRT_DISPLAY_CTRL_CLOCK_PHASE_ACTIVE_HIGH 0
#define CRT_DISPLAY_CTRL_CLOCK_PHASE_ACTIVE_LOW 1
#define CRT_DISPLAY_CTRL_VSYNC_PHASE 13:13
#define CRT_DISPLAY_CTRL_VSYNC_PHASE_ACTIVE_HIGH 0
#define CRT_DISPLAY_CTRL_VSYNC_PHASE_ACTIVE_LOW 1
#define CRT_DISPLAY_CTRL_HSYNC_PHASE 12:12
#define CRT_DISPLAY_CTRL_HSYNC_PHASE_ACTIVE_HIGH 0
#define CRT_DISPLAY_CTRL_HSYNC_PHASE_ACTIVE_LOW 1
#define CRT_DISPLAY_CTRL_BLANK 10:10
#define CRT_DISPLAY_CTRL_BLANK_OFF 0
#define CRT_DISPLAY_CTRL_BLANK_ON 1
#define CRT_DISPLAY_CTRL_TIMING 8:8
#define CRT_DISPLAY_CTRL_TIMING_DISABLE 0
#define CRT_DISPLAY_CTRL_TIMING_ENABLE 1
#define CRT_DISPLAY_CTRL_PIXEL 7:4
#define CRT_DISPLAY_CTRL_GAMMA 3:3
#define CRT_DISPLAY_CTRL_GAMMA_DISABLE 0
#define CRT_DISPLAY_CTRL_GAMMA_ENABLE 1
#define CRT_DISPLAY_CTRL_PLANE 2:2
#define CRT_DISPLAY_CTRL_PLANE_DISABLE 0
#define CRT_DISPLAY_CTRL_PLANE_ENABLE 1
#define CRT_DISPLAY_CTRL_FORMAT 1:0
#define CRT_DISPLAY_CTRL_FORMAT_8 0
#define CRT_DISPLAY_CTRL_FORMAT_16 1
#define CRT_DISPLAY_CTRL_FORMAT_32 2
#define CRT_DISPLAY_CTRL_RESERVED_BITS_MASK 0xFF000200
#define CRT_FB_ADDRESS 0x080204
#define CRT_FB_ADDRESS_STATUS 31:31
#define CRT_FB_ADDRESS_STATUS_CURRENT 0
#define CRT_FB_ADDRESS_STATUS_PENDING 1
#define CRT_FB_ADDRESS_EXT 27:27
#define CRT_FB_ADDRESS_EXT_LOCAL 0
#define CRT_FB_ADDRESS_EXT_EXTERNAL 1
#define CRT_FB_ADDRESS_ADDRESS 25:0
#define CRT_FB_WIDTH 0x080208
#define CRT_FB_WIDTH_WIDTH 29:16
#define CRT_FB_WIDTH_OFFSET 13:0
#define CRT_HORIZONTAL_TOTAL 0x08020C
#define CRT_HORIZONTAL_TOTAL_TOTAL 27:16
#define CRT_HORIZONTAL_TOTAL_DISPLAY_END 11:0
#define CRT_HORIZONTAL_SYNC 0x080210
#define CRT_HORIZONTAL_SYNC_WIDTH 23:16
#define CRT_HORIZONTAL_SYNC_START 11:0
#define CRT_VERTICAL_TOTAL 0x080214
#define CRT_VERTICAL_TOTAL_TOTAL 26:16
#define CRT_VERTICAL_TOTAL_DISPLAY_END 10:0
#define CRT_VERTICAL_SYNC 0x080218
#define CRT_VERTICAL_SYNC_HEIGHT 21:16
#define CRT_VERTICAL_SYNC_START 10:0
#define CRT_SIGNATURE_ANALYZER 0x08021C
#define CRT_SIGNATURE_ANALYZER_STATUS 31:16
#define CRT_SIGNATURE_ANALYZER_ENABLE 3:3
#define CRT_SIGNATURE_ANALYZER_ENABLE_DISABLE 0
#define CRT_SIGNATURE_ANALYZER_ENABLE_ENABLE 1
#define CRT_SIGNATURE_ANALYZER_RESET 2:2
#define CRT_SIGNATURE_ANALYZER_RESET_NORMAL 0
#define CRT_SIGNATURE_ANALYZER_RESET_RESET 1
#define CRT_SIGNATURE_ANALYZER_SOURCE 1:0
#define CRT_SIGNATURE_ANALYZER_SOURCE_RED 0
#define CRT_SIGNATURE_ANALYZER_SOURCE_GREEN 1
#define CRT_SIGNATURE_ANALYZER_SOURCE_BLUE 2
#define CRT_CURRENT_LINE 0x080220
#define CRT_CURRENT_LINE_LINE 10:0
#define CRT_MONITOR_DETECT 0x080224
#define CRT_MONITOR_DETECT_VALUE 25:25
#define CRT_MONITOR_DETECT_VALUE_DISABLE 0
#define CRT_MONITOR_DETECT_VALUE_ENABLE 1
#define CRT_MONITOR_DETECT_ENABLE 24:24
#define CRT_MONITOR_DETECT_ENABLE_DISABLE 0
#define CRT_MONITOR_DETECT_ENABLE_ENABLE 1
#define CRT_MONITOR_DETECT_RED 23:16
#define CRT_MONITOR_DETECT_GREEN 15:8
#define CRT_MONITOR_DETECT_BLUE 7:0
#define CRT_SCALE 0x080228
#define CRT_SCALE_VERTICAL_MODE 31:31
#define CRT_SCALE_VERTICAL_MODE_EXPAND 0
#define CRT_SCALE_VERTICAL_MODE_SHRINK 1
#define CRT_SCALE_VERTICAL_SCALE 27:16
#define CRT_SCALE_HORIZONTAL_MODE 15:15
#define CRT_SCALE_HORIZONTAL_MODE_EXPAND 0
#define CRT_SCALE_HORIZONTAL_MODE_SHRINK 1
#define CRT_SCALE_HORIZONTAL_SCALE 11:0
/* CRT Cursor Control */
#define CRT_HWC_ADDRESS 0x080230
#define CRT_HWC_ADDRESS_ENABLE 31:31
#define CRT_HWC_ADDRESS_ENABLE_DISABLE 0
#define CRT_HWC_ADDRESS_ENABLE_ENABLE 1
#define CRT_HWC_ADDRESS_EXT 27:27
#define CRT_HWC_ADDRESS_EXT_LOCAL 0
#define CRT_HWC_ADDRESS_EXT_EXTERNAL 1
#define CRT_HWC_ADDRESS_ADDRESS 25:0
#define CRT_HWC_LOCATION 0x080234
#define CRT_HWC_LOCATION_TOP 27:27
#define CRT_HWC_LOCATION_TOP_INSIDE 0
#define CRT_HWC_LOCATION_TOP_OUTSIDE 1
#define CRT_HWC_LOCATION_Y 26:16
#define CRT_HWC_LOCATION_LEFT 11:11
#define CRT_HWC_LOCATION_LEFT_INSIDE 0
#define CRT_HWC_LOCATION_LEFT_OUTSIDE 1
#define CRT_HWC_LOCATION_X 10:0
#define CRT_HWC_COLOR_12 0x080238
#define CRT_HWC_COLOR_12_2_RGB565 31:16
#define CRT_HWC_COLOR_12_1_RGB565 15:0
#define CRT_HWC_COLOR_3 0x08023C
#define CRT_HWC_COLOR_3_RGB565 15:0
/* This vertical expansion below start at 0x080240 ~ 0x080264 */
#define CRT_VERTICAL_EXPANSION 0x080240
#ifndef VALIDATION_CHIP
#define CRT_VERTICAL_CENTERING_VALUE 31:24
#endif
#define CRT_VERTICAL_EXPANSION_COMPARE_VALUE 23:16
#define CRT_VERTICAL_EXPANSION_LINE_BUFFER 15:12
#define CRT_VERTICAL_EXPANSION_SCALE_FACTOR 11:0
/* This horizontal expansion below start at 0x080268 ~ 0x08027C */
#define CRT_HORIZONTAL_EXPANSION 0x080268
#ifndef VALIDATION_CHIP
#define CRT_HORIZONTAL_CENTERING_VALUE 31:24
#endif
#define CRT_HORIZONTAL_EXPANSION_COMPARE_VALUE 23:16
#define CRT_HORIZONTAL_EXPANSION_SCALE_FACTOR 11:0
#ifndef VALIDATION_CHIP
/* Auto Centering */
#define CRT_AUTO_CENTERING_TL 0x080280
#define CRT_AUTO_CENTERING_TL_TOP 26:16
#define CRT_AUTO_CENTERING_TL_LEFT 10:0
#define CRT_AUTO_CENTERING_BR 0x080284
#define CRT_AUTO_CENTERING_BR_BOTTOM 26:16
#define CRT_AUTO_CENTERING_BR_RIGHT 10:0
#endif
/* sm750le new register to control panel output */
#define DISPLAY_CONTROL_750LE 0x80288
/* Palette RAM */
/* Panel Palette register starts at 0x080400 ~ 0x0807FC */
#define PANEL_PALETTE_RAM 0x080400
/* Panel Palette register starts at 0x080C00 ~ 0x080FFC */
#define CRT_PALETTE_RAM 0x080C00
/* Color Space Conversion registers. */
#define CSC_Y_SOURCE_BASE 0x1000C8
#define CSC_Y_SOURCE_BASE_EXT 27:27
#define CSC_Y_SOURCE_BASE_EXT_LOCAL 0
#define CSC_Y_SOURCE_BASE_EXT_EXTERNAL 1
#define CSC_Y_SOURCE_BASE_CS 26:26
#define CSC_Y_SOURCE_BASE_CS_0 0
#define CSC_Y_SOURCE_BASE_CS_1 1
#define CSC_Y_SOURCE_BASE_ADDRESS 25:0
#define CSC_CONSTANTS 0x1000CC
#define CSC_CONSTANTS_Y 31:24
#define CSC_CONSTANTS_R 23:16
#define CSC_CONSTANTS_G 15:8
#define CSC_CONSTANTS_B 7:0
#define CSC_Y_SOURCE_X 0x1000D0
#define CSC_Y_SOURCE_X_INTEGER 26:16
#define CSC_Y_SOURCE_X_FRACTION 15:3
#define CSC_Y_SOURCE_Y 0x1000D4
#define CSC_Y_SOURCE_Y_INTEGER 27:16
#define CSC_Y_SOURCE_Y_FRACTION 15:3
#define CSC_U_SOURCE_BASE 0x1000D8
#define CSC_U_SOURCE_BASE_EXT 27:27
#define CSC_U_SOURCE_BASE_EXT_LOCAL 0
#define CSC_U_SOURCE_BASE_EXT_EXTERNAL 1
#define CSC_U_SOURCE_BASE_CS 26:26
#define CSC_U_SOURCE_BASE_CS_0 0
#define CSC_U_SOURCE_BASE_CS_1 1
#define CSC_U_SOURCE_BASE_ADDRESS 25:0
#define CSC_V_SOURCE_BASE 0x1000DC
#define CSC_V_SOURCE_BASE_EXT 27:27
#define CSC_V_SOURCE_BASE_EXT_LOCAL 0
#define CSC_V_SOURCE_BASE_EXT_EXTERNAL 1
#define CSC_V_SOURCE_BASE_CS 26:26
#define CSC_V_SOURCE_BASE_CS_0 0
#define CSC_V_SOURCE_BASE_CS_1 1
#define CSC_V_SOURCE_BASE_ADDRESS 25:0
#define CSC_SOURCE_DIMENSION 0x1000E0
#define CSC_SOURCE_DIMENSION_X 31:16
#define CSC_SOURCE_DIMENSION_Y 15:0
#define CSC_SOURCE_PITCH 0x1000E4
#define CSC_SOURCE_PITCH_Y 31:16
#define CSC_SOURCE_PITCH_UV 15:0
#define CSC_DESTINATION 0x1000E8
#define CSC_DESTINATION_WRAP 31:31
#define CSC_DESTINATION_WRAP_DISABLE 0
#define CSC_DESTINATION_WRAP_ENABLE 1
#define CSC_DESTINATION_X 27:16
#define CSC_DESTINATION_Y 11:0
#define CSC_DESTINATION_DIMENSION 0x1000EC
#define CSC_DESTINATION_DIMENSION_X 31:16
#define CSC_DESTINATION_DIMENSION_Y 15:0
#define CSC_DESTINATION_PITCH 0x1000F0
#define CSC_DESTINATION_PITCH_X 31:16
#define CSC_DESTINATION_PITCH_Y 15:0
#define CSC_SCALE_FACTOR 0x1000F4
#define CSC_SCALE_FACTOR_HORIZONTAL 31:16
#define CSC_SCALE_FACTOR_VERTICAL 15:0
#define CSC_DESTINATION_BASE 0x1000F8
#define CSC_DESTINATION_BASE_EXT 27:27
#define CSC_DESTINATION_BASE_EXT_LOCAL 0
#define CSC_DESTINATION_BASE_EXT_EXTERNAL 1
#define CSC_DESTINATION_BASE_CS 26:26
#define CSC_DESTINATION_BASE_CS_0 0
#define CSC_DESTINATION_BASE_CS_1 1
#define CSC_DESTINATION_BASE_ADDRESS 25:0
#define CSC_CONTROL 0x1000FC
#define CSC_CONTROL_STATUS 31:31
#define CSC_CONTROL_STATUS_STOP 0
#define CSC_CONTROL_STATUS_START 1
#define CSC_CONTROL_SOURCE_FORMAT 30:28
#define CSC_CONTROL_SOURCE_FORMAT_YUV422 0
#define CSC_CONTROL_SOURCE_FORMAT_YUV420I 1
#define CSC_CONTROL_SOURCE_FORMAT_YUV420 2
#define CSC_CONTROL_SOURCE_FORMAT_YVU9 3
#define CSC_CONTROL_SOURCE_FORMAT_IYU1 4
#define CSC_CONTROL_SOURCE_FORMAT_IYU2 5
#define CSC_CONTROL_SOURCE_FORMAT_RGB565 6
#define CSC_CONTROL_SOURCE_FORMAT_RGB8888 7
#define CSC_CONTROL_DESTINATION_FORMAT 27:26
#define CSC_CONTROL_DESTINATION_FORMAT_RGB565 0
#define CSC_CONTROL_DESTINATION_FORMAT_RGB8888 1
#define CSC_CONTROL_HORIZONTAL_FILTER 25:25
#define CSC_CONTROL_HORIZONTAL_FILTER_DISABLE 0
#define CSC_CONTROL_HORIZONTAL_FILTER_ENABLE 1
#define CSC_CONTROL_VERTICAL_FILTER 24:24
#define CSC_CONTROL_VERTICAL_FILTER_DISABLE 0
#define CSC_CONTROL_VERTICAL_FILTER_ENABLE 1
#define CSC_CONTROL_BYTE_ORDER 23:23
#define CSC_CONTROL_BYTE_ORDER_YUYV 0
#define CSC_CONTROL_BYTE_ORDER_UYVY 1
#define DE_DATA_PORT 0x110000
#define I2C_BYTE_COUNT 0x010040
#define I2C_BYTE_COUNT_COUNT 3:0
#define I2C_CTRL 0x010041
#define I2C_CTRL_INT 4:4
#define I2C_CTRL_INT_DISABLE 0
#define I2C_CTRL_INT_ENABLE 1
#define I2C_CTRL_DIR 3:3
#define I2C_CTRL_DIR_WR 0
#define I2C_CTRL_DIR_RD 1
#define I2C_CTRL_CTRL 2:2
#define I2C_CTRL_CTRL_STOP 0
#define I2C_CTRL_CTRL_START 1
#define I2C_CTRL_MODE 1:1
#define I2C_CTRL_MODE_STANDARD 0
#define I2C_CTRL_MODE_FAST 1
#define I2C_CTRL_EN 0:0
#define I2C_CTRL_EN_DISABLE 0
#define I2C_CTRL_EN_ENABLE 1
#define I2C_STATUS 0x010042
#define I2C_STATUS_TX 3:3
#define I2C_STATUS_TX_PROGRESS 0
#define I2C_STATUS_TX_COMPLETED 1
#define I2C_TX_DONE 0x08
#define I2C_STATUS_ERR 2:2
#define I2C_STATUS_ERR_NORMAL 0
#define I2C_STATUS_ERR_ERROR 1
#define I2C_STATUS_ERR_CLEAR 0
#define I2C_STATUS_ACK 1:1
#define I2C_STATUS_ACK_RECEIVED 0
#define I2C_STATUS_ACK_NOT 1
#define I2C_STATUS_BSY 0:0
#define I2C_STATUS_BSY_IDLE 0
#define I2C_STATUS_BSY_BUSY 1
#define I2C_RESET 0x010042
#define I2C_RESET_BUS_ERROR 2:2
#define I2C_RESET_BUS_ERROR_CLEAR 0
#define I2C_SLAVE_ADDRESS 0x010043
#define I2C_SLAVE_ADDRESS_ADDRESS 7:1
#define I2C_SLAVE_ADDRESS_RW 0:0
#define I2C_SLAVE_ADDRESS_RW_W 0
#define I2C_SLAVE_ADDRESS_RW_R 1
#define I2C_DATA0 0x010044
#define I2C_DATA1 0x010045
#define I2C_DATA2 0x010046
#define I2C_DATA3 0x010047
#define I2C_DATA4 0x010048
#define I2C_DATA5 0x010049
#define I2C_DATA6 0x01004A
#define I2C_DATA7 0x01004B
#define I2C_DATA8 0x01004C
#define I2C_DATA9 0x01004D
#define I2C_DATA10 0x01004E
#define I2C_DATA11 0x01004F
#define I2C_DATA12 0x010050
#define I2C_DATA13 0x010051
#define I2C_DATA14 0x010052
#define I2C_DATA15 0x010053
#define ZV0_CAPTURE_CTRL 0x090000
#define ZV0_CAPTURE_CTRL_FIELD_INPUT 27:27
#define ZV0_CAPTURE_CTRL_FIELD_INPUT_EVEN_FIELD 0
#define ZV0_CAPTURE_CTRL_FIELD_INPUT_ODD_FIELD 1
#define ZV0_CAPTURE_CTRL_SCAN 26:26
#define ZV0_CAPTURE_CTRL_SCAN_PROGRESSIVE 0
#define ZV0_CAPTURE_CTRL_SCAN_INTERLACE 1
#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER 25:25
#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER_0 0
#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER_1 1
#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC 24:24
#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC_INACTIVE 0
#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC_ACTIVE 1
#define ZV0_CAPTURE_CTRL_ADJ 19:19
#define ZV0_CAPTURE_CTRL_ADJ_NORMAL 0
#define ZV0_CAPTURE_CTRL_ADJ_DELAY 1
#define ZV0_CAPTURE_CTRL_HA 18:18
#define ZV0_CAPTURE_CTRL_HA_DISABLE 0
#define ZV0_CAPTURE_CTRL_HA_ENABLE 1
#define ZV0_CAPTURE_CTRL_VSK 17:17
#define ZV0_CAPTURE_CTRL_VSK_DISABLE 0
#define ZV0_CAPTURE_CTRL_VSK_ENABLE 1
#define ZV0_CAPTURE_CTRL_HSK 16:16
#define ZV0_CAPTURE_CTRL_HSK_DISABLE 0
#define ZV0_CAPTURE_CTRL_HSK_ENABLE 1
#define ZV0_CAPTURE_CTRL_FD 15:15
#define ZV0_CAPTURE_CTRL_FD_RISING 0
#define ZV0_CAPTURE_CTRL_FD_FALLING 1
#define ZV0_CAPTURE_CTRL_VP 14:14
#define ZV0_CAPTURE_CTRL_VP_HIGH 0
#define ZV0_CAPTURE_CTRL_VP_LOW 1
#define ZV0_CAPTURE_CTRL_HP 13:13
#define ZV0_CAPTURE_CTRL_HP_HIGH 0
#define ZV0_CAPTURE_CTRL_HP_LOW 1
#define ZV0_CAPTURE_CTRL_CP 12:12
#define ZV0_CAPTURE_CTRL_CP_HIGH 0
#define ZV0_CAPTURE_CTRL_CP_LOW 1
#define ZV0_CAPTURE_CTRL_UVS 11:11
#define ZV0_CAPTURE_CTRL_UVS_DISABLE 0
#define ZV0_CAPTURE_CTRL_UVS_ENABLE 1
#define ZV0_CAPTURE_CTRL_BS 10:10
#define ZV0_CAPTURE_CTRL_BS_DISABLE 0
#define ZV0_CAPTURE_CTRL_BS_ENABLE 1
#define ZV0_CAPTURE_CTRL_CS 9:9
#define ZV0_CAPTURE_CTRL_CS_16 0
#define ZV0_CAPTURE_CTRL_CS_8 1
#define ZV0_CAPTURE_CTRL_CF 8:8
#define ZV0_CAPTURE_CTRL_CF_YUV 0
#define ZV0_CAPTURE_CTRL_CF_RGB 1
#define ZV0_CAPTURE_CTRL_FS 7:7
#define ZV0_CAPTURE_CTRL_FS_DISABLE 0
#define ZV0_CAPTURE_CTRL_FS_ENABLE 1
#define ZV0_CAPTURE_CTRL_WEAVE 6:6
#define ZV0_CAPTURE_CTRL_WEAVE_DISABLE 0
#define ZV0_CAPTURE_CTRL_WEAVE_ENABLE 1
#define ZV0_CAPTURE_CTRL_BOB 5:5
#define ZV0_CAPTURE_CTRL_BOB_DISABLE 0
#define ZV0_CAPTURE_CTRL_BOB_ENABLE 1
#define ZV0_CAPTURE_CTRL_DB 4:4
#define ZV0_CAPTURE_CTRL_DB_DISABLE 0
#define ZV0_CAPTURE_CTRL_DB_ENABLE 1
#define ZV0_CAPTURE_CTRL_CC 3:3
#define ZV0_CAPTURE_CTRL_CC_CONTINUE 0
#define ZV0_CAPTURE_CTRL_CC_CONDITION 1
#define ZV0_CAPTURE_CTRL_RGB 2:2
#define ZV0_CAPTURE_CTRL_RGB_DISABLE 0
#define ZV0_CAPTURE_CTRL_RGB_ENABLE 1
#define ZV0_CAPTURE_CTRL_656 1:1
#define ZV0_CAPTURE_CTRL_656_DISABLE 0
#define ZV0_CAPTURE_CTRL_656_ENABLE 1
#define ZV0_CAPTURE_CTRL_CAP 0:0
#define ZV0_CAPTURE_CTRL_CAP_DISABLE 0
#define ZV0_CAPTURE_CTRL_CAP_ENABLE 1
#define ZV0_CAPTURE_CLIP 0x090004
#define ZV0_CAPTURE_CLIP_YCLIP_EVEN_FIELD 25:16
#define ZV0_CAPTURE_CLIP_YCLIP 25:16
#define ZV0_CAPTURE_CLIP_XCLIP 9:0
#define ZV0_CAPTURE_SIZE 0x090008
#define ZV0_CAPTURE_SIZE_HEIGHT 26:16
#define ZV0_CAPTURE_SIZE_WIDTH 10:0
#define ZV0_CAPTURE_BUF0_ADDRESS 0x09000C
#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS 31:31
#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS_CURRENT 0
#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS_PENDING 1
#define ZV0_CAPTURE_BUF0_ADDRESS_EXT 27:27
#define ZV0_CAPTURE_BUF0_ADDRESS_EXT_LOCAL 0
#define ZV0_CAPTURE_BUF0_ADDRESS_EXT_EXTERNAL 1
#define ZV0_CAPTURE_BUF0_ADDRESS_CS 26:26
#define ZV0_CAPTURE_BUF0_ADDRESS_CS_0 0
#define ZV0_CAPTURE_BUF0_ADDRESS_CS_1 1
#define ZV0_CAPTURE_BUF0_ADDRESS_ADDRESS 25:0
#define ZV0_CAPTURE_BUF1_ADDRESS 0x090010
#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS 31:31
#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS_CURRENT 0
#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS_PENDING 1
#define ZV0_CAPTURE_BUF1_ADDRESS_EXT 27:27
#define ZV0_CAPTURE_BUF1_ADDRESS_EXT_LOCAL 0
#define ZV0_CAPTURE_BUF1_ADDRESS_EXT_EXTERNAL 1
#define ZV0_CAPTURE_BUF1_ADDRESS_CS 26:26
#define ZV0_CAPTURE_BUF1_ADDRESS_CS_0 0
#define ZV0_CAPTURE_BUF1_ADDRESS_CS_1 1
#define ZV0_CAPTURE_BUF1_ADDRESS_ADDRESS 25:0
#define ZV0_CAPTURE_BUF_OFFSET 0x090014
#ifndef VALIDATION_CHIP
#define ZV0_CAPTURE_BUF_OFFSET_YCLIP_ODD_FIELD 25:16
#endif
#define ZV0_CAPTURE_BUF_OFFSET_OFFSET 15:0
#define ZV0_CAPTURE_FIFO_CTRL 0x090018
#define ZV0_CAPTURE_FIFO_CTRL_FIFO 2:0
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_0 0
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_1 1
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_2 2
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_3 3
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_4 4
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_5 5
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_6 6
#define ZV0_CAPTURE_FIFO_CTRL_FIFO_7 7
#define ZV0_CAPTURE_YRGB_CONST 0x09001C
#define ZV0_CAPTURE_YRGB_CONST_Y 31:24
#define ZV0_CAPTURE_YRGB_CONST_R 23:16
#define ZV0_CAPTURE_YRGB_CONST_G 15:8
#define ZV0_CAPTURE_YRGB_CONST_B 7:0
#define ZV0_CAPTURE_LINE_COMP 0x090020
#define ZV0_CAPTURE_LINE_COMP_LC 10:0
/* ZV1 */
#define ZV1_CAPTURE_CTRL 0x098000
#define ZV1_CAPTURE_CTRL_FIELD_INPUT 27:27
#define ZV1_CAPTURE_CTRL_FIELD_INPUT_EVEN_FIELD 0
#define ZV1_CAPTURE_CTRL_FIELD_INPUT_ODD_FIELD 0
#define ZV1_CAPTURE_CTRL_SCAN 26:26
#define ZV1_CAPTURE_CTRL_SCAN_PROGRESSIVE 0
#define ZV1_CAPTURE_CTRL_SCAN_INTERLACE 1
#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER 25:25
#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER_0 0
#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER_1 1
#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC 24:24
#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC_INACTIVE 0
#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC_ACTIVE 1
#define ZV1_CAPTURE_CTRL_PANEL 20:20
#define ZV1_CAPTURE_CTRL_PANEL_DISABLE 0
#define ZV1_CAPTURE_CTRL_PANEL_ENABLE 1
#define ZV1_CAPTURE_CTRL_ADJ 19:19
#define ZV1_CAPTURE_CTRL_ADJ_NORMAL 0
#define ZV1_CAPTURE_CTRL_ADJ_DELAY 1
#define ZV1_CAPTURE_CTRL_HA 18:18
#define ZV1_CAPTURE_CTRL_HA_DISABLE 0
#define ZV1_CAPTURE_CTRL_HA_ENABLE 1
#define ZV1_CAPTURE_CTRL_VSK 17:17
#define ZV1_CAPTURE_CTRL_VSK_DISABLE 0
#define ZV1_CAPTURE_CTRL_VSK_ENABLE 1
#define ZV1_CAPTURE_CTRL_HSK 16:16
#define ZV1_CAPTURE_CTRL_HSK_DISABLE 0
#define ZV1_CAPTURE_CTRL_HSK_ENABLE 1
#define ZV1_CAPTURE_CTRL_FD 15:15
#define ZV1_CAPTURE_CTRL_FD_RISING 0
#define ZV1_CAPTURE_CTRL_FD_FALLING 1
#define ZV1_CAPTURE_CTRL_VP 14:14
#define ZV1_CAPTURE_CTRL_VP_HIGH 0
#define ZV1_CAPTURE_CTRL_VP_LOW 1
#define ZV1_CAPTURE_CTRL_HP 13:13
#define ZV1_CAPTURE_CTRL_HP_HIGH 0
#define ZV1_CAPTURE_CTRL_HP_LOW 1
#define ZV1_CAPTURE_CTRL_CP 12:12
#define ZV1_CAPTURE_CTRL_CP_HIGH 0
#define ZV1_CAPTURE_CTRL_CP_LOW 1
#define ZV1_CAPTURE_CTRL_UVS 11:11
#define ZV1_CAPTURE_CTRL_UVS_DISABLE 0
#define ZV1_CAPTURE_CTRL_UVS_ENABLE 1
#define ZV1_CAPTURE_CTRL_BS 10:10
#define ZV1_CAPTURE_CTRL_BS_DISABLE 0
#define ZV1_CAPTURE_CTRL_BS_ENABLE 1
#define ZV1_CAPTURE_CTRL_CS 9:9
#define ZV1_CAPTURE_CTRL_CS_16 0
#define ZV1_CAPTURE_CTRL_CS_8 1
#define ZV1_CAPTURE_CTRL_CF 8:8
#define ZV1_CAPTURE_CTRL_CF_YUV 0
#define ZV1_CAPTURE_CTRL_CF_RGB 1
#define ZV1_CAPTURE_CTRL_FS 7:7
#define ZV1_CAPTURE_CTRL_FS_DISABLE 0
#define ZV1_CAPTURE_CTRL_FS_ENABLE 1
#define ZV1_CAPTURE_CTRL_WEAVE 6:6
#define ZV1_CAPTURE_CTRL_WEAVE_DISABLE 0
#define ZV1_CAPTURE_CTRL_WEAVE_ENABLE 1
#define ZV1_CAPTURE_CTRL_BOB 5:5
#define ZV1_CAPTURE_CTRL_BOB_DISABLE 0
#define ZV1_CAPTURE_CTRL_BOB_ENABLE 1
#define ZV1_CAPTURE_CTRL_DB 4:4
#define ZV1_CAPTURE_CTRL_DB_DISABLE 0
#define ZV1_CAPTURE_CTRL_DB_ENABLE 1
#define ZV1_CAPTURE_CTRL_CC 3:3
#define ZV1_CAPTURE_CTRL_CC_CONTINUE 0
#define ZV1_CAPTURE_CTRL_CC_CONDITION 1
#define ZV1_CAPTURE_CTRL_RGB 2:2
#define ZV1_CAPTURE_CTRL_RGB_DISABLE 0
#define ZV1_CAPTURE_CTRL_RGB_ENABLE 1
#define ZV1_CAPTURE_CTRL_656 1:1
#define ZV1_CAPTURE_CTRL_656_DISABLE 0
#define ZV1_CAPTURE_CTRL_656_ENABLE 1
#define ZV1_CAPTURE_CTRL_CAP 0:0
#define ZV1_CAPTURE_CTRL_CAP_DISABLE 0
#define ZV1_CAPTURE_CTRL_CAP_ENABLE 1
#define ZV1_CAPTURE_CLIP 0x098004
#define ZV1_CAPTURE_CLIP_YCLIP 25:16
#define ZV1_CAPTURE_CLIP_XCLIP 9:0
#define ZV1_CAPTURE_SIZE 0x098008
#define ZV1_CAPTURE_SIZE_HEIGHT 26:16
#define ZV1_CAPTURE_SIZE_WIDTH 10:0
#define ZV1_CAPTURE_BUF0_ADDRESS 0x09800C
#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS 31:31
#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS_CURRENT 0
#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS_PENDING 1
#define ZV1_CAPTURE_BUF0_ADDRESS_EXT 27:27
#define ZV1_CAPTURE_BUF0_ADDRESS_EXT_LOCAL 0
#define ZV1_CAPTURE_BUF0_ADDRESS_EXT_EXTERNAL 1
#define ZV1_CAPTURE_BUF0_ADDRESS_CS 26:26
#define ZV1_CAPTURE_BUF0_ADDRESS_CS_0 0
#define ZV1_CAPTURE_BUF0_ADDRESS_CS_1 1
#define ZV1_CAPTURE_BUF0_ADDRESS_ADDRESS 25:0
#define ZV1_CAPTURE_BUF1_ADDRESS 0x098010
#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS 31:31
#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS_CURRENT 0
#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS_PENDING 1
#define ZV1_CAPTURE_BUF1_ADDRESS_EXT 27:27
#define ZV1_CAPTURE_BUF1_ADDRESS_EXT_LOCAL 0
#define ZV1_CAPTURE_BUF1_ADDRESS_EXT_EXTERNAL 1
#define ZV1_CAPTURE_BUF1_ADDRESS_CS 26:26
#define ZV1_CAPTURE_BUF1_ADDRESS_CS_0 0
#define ZV1_CAPTURE_BUF1_ADDRESS_CS_1 1
#define ZV1_CAPTURE_BUF1_ADDRESS_ADDRESS 25:0
#define ZV1_CAPTURE_BUF_OFFSET 0x098014
#define ZV1_CAPTURE_BUF_OFFSET_OFFSET 15:0
#define ZV1_CAPTURE_FIFO_CTRL 0x098018
#define ZV1_CAPTURE_FIFO_CTRL_FIFO 2:0
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_0 0
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_1 1
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_2 2
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_3 3
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_4 4
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_5 5
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_6 6
#define ZV1_CAPTURE_FIFO_CTRL_FIFO_7 7
#define ZV1_CAPTURE_YRGB_CONST 0x09801C
#define ZV1_CAPTURE_YRGB_CONST_Y 31:24
#define ZV1_CAPTURE_YRGB_CONST_R 23:16
#define ZV1_CAPTURE_YRGB_CONST_G 15:8
#define ZV1_CAPTURE_YRGB_CONST_B 7:0
#define DMA_1_SOURCE 0x0D0010
#define DMA_1_SOURCE_ADDRESS_EXT 27:27
#define DMA_1_SOURCE_ADDRESS_EXT_LOCAL 0
#define DMA_1_SOURCE_ADDRESS_EXT_EXTERNAL 1
#define DMA_1_SOURCE_ADDRESS_CS 26:26
#define DMA_1_SOURCE_ADDRESS_CS_0 0
#define DMA_1_SOURCE_ADDRESS_CS_1 1
#define DMA_1_SOURCE_ADDRESS 25:0
#define DMA_1_DESTINATION 0x0D0014
#define DMA_1_DESTINATION_ADDRESS_EXT 27:27
#define DMA_1_DESTINATION_ADDRESS_EXT_LOCAL 0
#define DMA_1_DESTINATION_ADDRESS_EXT_EXTERNAL 1
#define DMA_1_DESTINATION_ADDRESS_CS 26:26
#define DMA_1_DESTINATION_ADDRESS_CS_0 0
#define DMA_1_DESTINATION_ADDRESS_CS_1 1
#define DMA_1_DESTINATION_ADDRESS 25:0
#define DMA_1_SIZE_CONTROL 0x0D0018
#define DMA_1_SIZE_CONTROL_STATUS 31:31
#define DMA_1_SIZE_CONTROL_STATUS_IDLE 0
#define DMA_1_SIZE_CONTROL_STATUS_ACTIVE 1
#define DMA_1_SIZE_CONTROL_SIZE 23:0
#define DMA_ABORT_INTERRUPT 0x0D0020
#define DMA_ABORT_INTERRUPT_ABORT_1 5:5
#define DMA_ABORT_INTERRUPT_ABORT_1_ENABLE 0
#define DMA_ABORT_INTERRUPT_ABORT_1_ABORT 1
#define DMA_ABORT_INTERRUPT_ABORT_0 4:4
#define DMA_ABORT_INTERRUPT_ABORT_0_ENABLE 0
#define DMA_ABORT_INTERRUPT_ABORT_0_ABORT 1
#define DMA_ABORT_INTERRUPT_INT_1 1:1
#define DMA_ABORT_INTERRUPT_INT_1_CLEAR 0
#define DMA_ABORT_INTERRUPT_INT_1_FINISHED 1
#define DMA_ABORT_INTERRUPT_INT_0 0:0
#define DMA_ABORT_INTERRUPT_INT_0_CLEAR 0
#define DMA_ABORT_INTERRUPT_INT_0_FINISHED 1
/* Default i2c CLK and Data GPIO. These are the default i2c pins */
#define DEFAULT_I2C_SCL 30
#define DEFAULT_I2C_SDA 31
#define GPIO_DATA_SM750LE 0x020018
#define GPIO_DATA_SM750LE_1 1:1
#define GPIO_DATA_SM750LE_0 0:0
#define GPIO_DATA_DIRECTION_SM750LE 0x02001C
#define GPIO_DATA_DIRECTION_SM750LE_1 1:1
#define GPIO_DATA_DIRECTION_SM750LE_1_INPUT 0
#define GPIO_DATA_DIRECTION_SM750LE_1_OUTPUT 1
#define GPIO_DATA_DIRECTION_SM750LE_0 0:0
#define GPIO_DATA_DIRECTION_SM750LE_0_INPUT 0
#define GPIO_DATA_DIRECTION_SM750LE_0_OUTPUT 1
#endif