drivers/crypto/qat/qat_dh895xccvf/adf_isr.c - kernel/bruno - Git at Google

 /*
   This file is provided under a dual BSD/GPLv2 license.  When using or
   redistributing this file, you may do so under either license.

   GPL LICENSE SUMMARY
   Copyright(c) 2014 Intel Corporation.
   This program is free software; you can redistribute it and/or modify
   it under the terms of version 2 of the GNU General Public License as
   published by the Free Software Foundation.

   This program is distributed in the hope that it will be useful, but
   WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.

   Contact Information:
   qat-linux@intel.com

   BSD LICENSE
   Copyright(c) 2014 Intel Corporation.
   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions
   are met:

     * Redistributions of source code must retain the above copyright
       notice, this list of conditions and the following disclaimer.
     * Redistributions in binary form must reproduce the above copyright
       notice, this list of conditions and the following disclaimer in
       the documentation and/or other materials provided with the
       distribution.
     * Neither the name of Intel Corporation nor the names of its
       contributors may be used to endorse or promote products derived
       from this software without specific prior written permission.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 #include <linux/kernel.h>
 #include <linux/init.h>
 #include <linux/types.h>
 #include <linux/pci.h>
 #include <linux/slab.h>
 #include <linux/errno.h>
 #include <linux/interrupt.h>
 #include <adf_accel_devices.h>
 #include <adf_common_drv.h>
 #include <adf_cfg.h>
 #include <adf_cfg_strings.h>
 #include <adf_cfg_common.h>
 #include <adf_transport_access_macros.h>
 #include <adf_transport_internal.h>
 #include <adf_pf2vf_msg.h>
 #include "adf_drv.h"
 #include "adf_dh895xccvf_hw_data.h"

 static int adf_enable_msi(struct adf_accel_dev *accel_dev)
 {
 	struct adf_accel_pci *pci_dev_info = &accel_dev->accel_pci_dev;
 	int stat = pci_enable_msi(pci_dev_info->pci_dev);

 	if (stat) {
 		dev_err(&GET_DEV(accel_dev),
 			"Failed to enable MSI interrupts\n");
 		return stat;
 	}

 	accel_dev->vf.irq_name = kzalloc(ADF_MAX_MSIX_VECTOR_NAME, GFP_KERNEL);
 	if (!accel_dev->vf.irq_name)
 		return -ENOMEM;

 	return stat;
 }

 static void adf_disable_msi(struct adf_accel_dev *accel_dev)
 {
 	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);

 	kfree(accel_dev->vf.irq_name);
 	pci_disable_msi(pdev);
 }

 static void adf_pf2vf_bh_handler(void *data)
 {
 	struct adf_accel_dev *accel_dev = data;
 	void __iomem *pmisc_bar_addr =
 		(&GET_BARS(accel_dev)[ADF_DH895XCCIOV_PMISC_BAR])->virt_addr;
 	u32 msg;

 	/* Read the message from PF */
 	msg = ADF_CSR_RD(pmisc_bar_addr, ADF_DH895XCCIOV_PF2VF_OFFSET);

 	if (!(msg & ADF_PF2VF_MSGORIGIN_SYSTEM))
 		/* Ignore legacy non-system (non-kernel) PF2VF messages */
 		goto err;

 	switch ((msg & ADF_PF2VF_MSGTYPE_MASK) >> ADF_PF2VF_MSGTYPE_SHIFT) {
 	case ADF_PF2VF_MSGTYPE_RESTARTING:
 		dev_dbg(&GET_DEV(accel_dev),
 			"Restarting msg received from PF 0x%x\n", msg);
 		adf_dev_stop(accel_dev);
 		break;
 	case ADF_PF2VF_MSGTYPE_VERSION_RESP:
 		dev_dbg(&GET_DEV(accel_dev),
 			"Version resp received from PF 0x%x\n", msg);
 		accel_dev->vf.pf_version =
 			(msg & ADF_PF2VF_VERSION_RESP_VERS_MASK) >>
 			ADF_PF2VF_VERSION_RESP_VERS_SHIFT;
 		accel_dev->vf.compatible =
 			(msg & ADF_PF2VF_VERSION_RESP_RESULT_MASK) >>
 			ADF_PF2VF_VERSION_RESP_RESULT_SHIFT;
 		complete(&accel_dev->vf.iov_msg_completion);
 		break;
 	default:
 		goto err;
 	}

 	/* To ack, clear the PF2VFINT bit */
 	msg &= ~ADF_DH895XCC_PF2VF_PF2VFINT;
 	ADF_CSR_WR(pmisc_bar_addr, ADF_DH895XCCIOV_PF2VF_OFFSET, msg);

 	/* Re-enable PF2VF interrupts */
 	adf_enable_pf2vf_interrupts(accel_dev);
 	return;
 err:
 	dev_err(&GET_DEV(accel_dev),
 		"Unknown message from PF (0x%x); leaving PF2VF ints disabled\n",
 		msg);
 }

 static int adf_setup_pf2vf_bh(struct adf_accel_dev *accel_dev)
 {
 	tasklet_init(&accel_dev->vf.pf2vf_bh_tasklet,
 		     (void *)adf_pf2vf_bh_handler, (unsigned long)accel_dev);

 	mutex_init(&accel_dev->vf.vf2pf_lock);
 	return 0;
 }

 static void adf_cleanup_pf2vf_bh(struct adf_accel_dev *accel_dev)
 {
 	tasklet_disable(&accel_dev->vf.pf2vf_bh_tasklet);
 	tasklet_kill(&accel_dev->vf.pf2vf_bh_tasklet);
 	mutex_destroy(&accel_dev->vf.vf2pf_lock);
 }

 static irqreturn_t adf_isr(int irq, void *privdata)
 {
 	struct adf_accel_dev *accel_dev = privdata;
 	void __iomem *pmisc_bar_addr =
 		(&GET_BARS(accel_dev)[ADF_DH895XCCIOV_PMISC_BAR])->virt_addr;
 	u32 v_int;

 	/* Read VF INT source CSR to determine the source of VF interrupt */
 	v_int = ADF_CSR_RD(pmisc_bar_addr, ADF_DH895XCCIOV_VINTSOU_OFFSET);

 	/* Check for PF2VF interrupt */
 	if (v_int & ADF_DH895XCC_VINTSOU_PF2VF) {
 		/* Disable PF to VF interrupt */
 		adf_disable_pf2vf_interrupts(accel_dev);

 		/* Schedule tasklet to handle interrupt BH */
 		tasklet_hi_schedule(&accel_dev->vf.pf2vf_bh_tasklet);
 		return IRQ_HANDLED;
 	}

 	/* Check bundle interrupt */
 	if (v_int & ADF_DH895XCC_VINTSOU_BUN) {
 		struct adf_etr_data *etr_data = accel_dev->transport;
 		struct adf_etr_bank_data *bank = &etr_data->banks[0];

 		/* Disable Flag and Coalesce Ring Interrupts */
 		WRITE_CSR_INT_FLAG_AND_COL(bank->csr_addr, bank->bank_number,
 					   0);
 		tasklet_hi_schedule(&bank->resp_handler);
 		return IRQ_HANDLED;
 	}

 	return IRQ_NONE;
 }

 static int adf_request_msi_irq(struct adf_accel_dev *accel_dev)
 {
 	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);
 	unsigned int cpu;
 	int ret;

 	snprintf(accel_dev->vf.irq_name, ADF_MAX_MSIX_VECTOR_NAME,
 		 "qat_%02x:%02d.%02d", pdev->bus->number, PCI_SLOT(pdev->devfn),
 		 PCI_FUNC(pdev->devfn));
 	ret = request_irq(pdev->irq, adf_isr, 0, accel_dev->vf.irq_name,
 			  (void *)accel_dev);
 	if (ret) {
 		dev_err(&GET_DEV(accel_dev), "failed to enable irq for %s\n",
 			accel_dev->vf.irq_name);
 		return ret;
 	}
 	cpu = accel_dev->accel_id % num_online_cpus();
 	irq_set_affinity_hint(pdev->irq, get_cpu_mask(cpu));

 	return ret;
 }

 static int adf_setup_bh(struct adf_accel_dev *accel_dev)
 {
 	struct adf_etr_data *priv_data = accel_dev->transport;

 	tasklet_init(&priv_data->banks[0].resp_handler, adf_response_handler,
 		     (unsigned long)priv_data->banks);
 	return 0;
 }

 static void adf_cleanup_bh(struct adf_accel_dev *accel_dev)
 {
 	struct adf_etr_data *priv_data = accel_dev->transport;

 	tasklet_disable(&priv_data->banks[0].resp_handler);
 	tasklet_kill(&priv_data->banks[0].resp_handler);
 }

 void adf_vf_isr_resource_free(struct adf_accel_dev *accel_dev)
 {
 	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);

 	irq_set_affinity_hint(pdev->irq, NULL);
 	free_irq(pdev->irq, (void *)accel_dev);
 	adf_cleanup_bh(accel_dev);
 	adf_cleanup_pf2vf_bh(accel_dev);
 	adf_disable_msi(accel_dev);
 }

 int adf_vf_isr_resource_alloc(struct adf_accel_dev *accel_dev)
 {
 	if (adf_enable_msi(accel_dev))
 		goto err_out;

 	if (adf_setup_pf2vf_bh(accel_dev))
 		goto err_out;

 	if (adf_setup_bh(accel_dev))
 		goto err_out;

 	if (adf_request_msi_irq(accel_dev))
 		goto err_out;

 	return 0;
 err_out:
 	adf_vf_isr_resource_free(accel_dev);
 	return -EFAULT;
 }
	/*
	This file is provided under a dual BSD/GPLv2 license. When using or
	redistributing this file, you may do so under either license.

	GPL LICENSE SUMMARY
	Copyright(c) 2014 Intel Corporation.
	This program is free software; you can redistribute it and/or modify
	it under the terms of version 2 of the GNU General Public License as
	published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful, but
	WITHOUT ANY WARRANTY; without even the implied warranty of
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
	General Public License for more details.

	Contact Information:
	qat-linux@intel.com

	BSD LICENSE
	Copyright(c) 2014 Intel Corporation.
	Redistribution and use in source and binary forms, with or without
	modification, are permitted provided that the following conditions
	are met:

	* Redistributions of source code must retain the above copyright
	notice, this list of conditions and the following disclaimer.
	* Redistributions in binary form must reproduce the above copyright
	notice, this list of conditions and the following disclaimer in
	the documentation and/or other materials provided with the
	distribution.
	* Neither the name of Intel Corporation nor the names of its
	contributors may be used to endorse or promote products derived
	from this software without specific prior written permission.

	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
	"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
	LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
	A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
	OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
	SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
	LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
	THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
	(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
	OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*/
	#include <linux/kernel.h>
	#include <linux/init.h>
	#include <linux/types.h>
	#include <linux/pci.h>
	#include <linux/slab.h>
	#include <linux/errno.h>
	#include <linux/interrupt.h>
	#include <adf_accel_devices.h>
	#include <adf_common_drv.h>
	#include <adf_cfg.h>
	#include <adf_cfg_strings.h>
	#include <adf_cfg_common.h>
	#include <adf_transport_access_macros.h>
	#include <adf_transport_internal.h>
	#include <adf_pf2vf_msg.h>
	#include "adf_drv.h"
	#include "adf_dh895xccvf_hw_data.h"

	static int adf_enable_msi(struct adf_accel_dev *accel_dev)
	{
	struct adf_accel_pci *pci_dev_info = &accel_dev->accel_pci_dev;
	int stat = pci_enable_msi(pci_dev_info->pci_dev);

	if (stat) {
	dev_err(&GET_DEV(accel_dev),
	"Failed to enable MSI interrupts\n");
	return stat;
	}

	accel_dev->vf.irq_name = kzalloc(ADF_MAX_MSIX_VECTOR_NAME, GFP_KERNEL);
	if (!accel_dev->vf.irq_name)
	return -ENOMEM;

	return stat;
	}

	static void adf_disable_msi(struct adf_accel_dev *accel_dev)
	{
	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);

	kfree(accel_dev->vf.irq_name);
	pci_disable_msi(pdev);
	}

	static void adf_pf2vf_bh_handler(void *data)
	{
	struct adf_accel_dev *accel_dev = data;
	void __iomem *pmisc_bar_addr =
	(&GET_BARS(accel_dev)[ADF_DH895XCCIOV_PMISC_BAR])->virt_addr;
	u32 msg;

	/* Read the message from PF */
	msg = ADF_CSR_RD(pmisc_bar_addr, ADF_DH895XCCIOV_PF2VF_OFFSET);

	if (!(msg & ADF_PF2VF_MSGORIGIN_SYSTEM))
	/* Ignore legacy non-system (non-kernel) PF2VF messages */
	goto err;

	switch ((msg & ADF_PF2VF_MSGTYPE_MASK) >> ADF_PF2VF_MSGTYPE_SHIFT) {
	case ADF_PF2VF_MSGTYPE_RESTARTING:
	dev_dbg(&GET_DEV(accel_dev),
	"Restarting msg received from PF 0x%x\n", msg);
	adf_dev_stop(accel_dev);
	break;
	case ADF_PF2VF_MSGTYPE_VERSION_RESP:
	dev_dbg(&GET_DEV(accel_dev),
	"Version resp received from PF 0x%x\n", msg);
	accel_dev->vf.pf_version =
	(msg & ADF_PF2VF_VERSION_RESP_VERS_MASK) >>
	ADF_PF2VF_VERSION_RESP_VERS_SHIFT;
	accel_dev->vf.compatible =
	(msg & ADF_PF2VF_VERSION_RESP_RESULT_MASK) >>
	ADF_PF2VF_VERSION_RESP_RESULT_SHIFT;
	complete(&accel_dev->vf.iov_msg_completion);
	break;
	default:
	goto err;
	}

	/* To ack, clear the PF2VFINT bit */
	msg &= ~ADF_DH895XCC_PF2VF_PF2VFINT;
	ADF_CSR_WR(pmisc_bar_addr, ADF_DH895XCCIOV_PF2VF_OFFSET, msg);

	/* Re-enable PF2VF interrupts */
	adf_enable_pf2vf_interrupts(accel_dev);
	return;
	err:
	dev_err(&GET_DEV(accel_dev),
	"Unknown message from PF (0x%x); leaving PF2VF ints disabled\n",
	msg);
	}

	static int adf_setup_pf2vf_bh(struct adf_accel_dev *accel_dev)
	{
	tasklet_init(&accel_dev->vf.pf2vf_bh_tasklet,
	(void *)adf_pf2vf_bh_handler, (unsigned long)accel_dev);

	mutex_init(&accel_dev->vf.vf2pf_lock);
	return 0;
	}

	static void adf_cleanup_pf2vf_bh(struct adf_accel_dev *accel_dev)
	{
	tasklet_disable(&accel_dev->vf.pf2vf_bh_tasklet);
	tasklet_kill(&accel_dev->vf.pf2vf_bh_tasklet);
	mutex_destroy(&accel_dev->vf.vf2pf_lock);
	}

	static irqreturn_t adf_isr(int irq, void *privdata)
	{
	struct adf_accel_dev *accel_dev = privdata;
	void __iomem *pmisc_bar_addr =
	(&GET_BARS(accel_dev)[ADF_DH895XCCIOV_PMISC_BAR])->virt_addr;
	u32 v_int;

	/* Read VF INT source CSR to determine the source of VF interrupt */
	v_int = ADF_CSR_RD(pmisc_bar_addr, ADF_DH895XCCIOV_VINTSOU_OFFSET);

	/* Check for PF2VF interrupt */
	if (v_int & ADF_DH895XCC_VINTSOU_PF2VF) {
	/* Disable PF to VF interrupt */
	adf_disable_pf2vf_interrupts(accel_dev);

	/* Schedule tasklet to handle interrupt BH */
	tasklet_hi_schedule(&accel_dev->vf.pf2vf_bh_tasklet);
	return IRQ_HANDLED;
	}

	/* Check bundle interrupt */
	if (v_int & ADF_DH895XCC_VINTSOU_BUN) {
	struct adf_etr_data *etr_data = accel_dev->transport;
	struct adf_etr_bank_data *bank = &etr_data->banks[0];

	/* Disable Flag and Coalesce Ring Interrupts */
	WRITE_CSR_INT_FLAG_AND_COL(bank->csr_addr, bank->bank_number,
	0);
	tasklet_hi_schedule(&bank->resp_handler);
	return IRQ_HANDLED;
	}

	return IRQ_NONE;
	}

	static int adf_request_msi_irq(struct adf_accel_dev *accel_dev)
	{
	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);
	unsigned int cpu;
	int ret;

	snprintf(accel_dev->vf.irq_name, ADF_MAX_MSIX_VECTOR_NAME,
	"qat_%02x:%02d.%02d", pdev->bus->number, PCI_SLOT(pdev->devfn),
	PCI_FUNC(pdev->devfn));
	ret = request_irq(pdev->irq, adf_isr, 0, accel_dev->vf.irq_name,
	(void *)accel_dev);
	if (ret) {
	dev_err(&GET_DEV(accel_dev), "failed to enable irq for %s\n",
	accel_dev->vf.irq_name);
	return ret;
	}
	cpu = accel_dev->accel_id % num_online_cpus();
	irq_set_affinity_hint(pdev->irq, get_cpu_mask(cpu));

	return ret;
	}

	static int adf_setup_bh(struct adf_accel_dev *accel_dev)
	{
	struct adf_etr_data *priv_data = accel_dev->transport;

	tasklet_init(&priv_data->banks[0].resp_handler, adf_response_handler,
	(unsigned long)priv_data->banks);
	return 0;
	}

	static void adf_cleanup_bh(struct adf_accel_dev *accel_dev)
	{
	struct adf_etr_data *priv_data = accel_dev->transport;

	tasklet_disable(&priv_data->banks[0].resp_handler);
	tasklet_kill(&priv_data->banks[0].resp_handler);
	}

	void adf_vf_isr_resource_free(struct adf_accel_dev *accel_dev)
	{
	struct pci_dev *pdev = accel_to_pci_dev(accel_dev);

	irq_set_affinity_hint(pdev->irq, NULL);
	free_irq(pdev->irq, (void *)accel_dev);
	adf_cleanup_bh(accel_dev);
	adf_cleanup_pf2vf_bh(accel_dev);
	adf_disable_msi(accel_dev);
	}

	int adf_vf_isr_resource_alloc(struct adf_accel_dev *accel_dev)
	{
	if (adf_enable_msi(accel_dev))
	goto err_out;

	if (adf_setup_pf2vf_bh(accel_dev))
	goto err_out;

	if (adf_setup_bh(accel_dev))
	goto err_out;

	if (adf_request_msi_irq(accel_dev))
	goto err_out;

	return 0;
	err_out:
	adf_vf_isr_resource_free(accel_dev);
	return -EFAULT;
	}