blob: 233d23b7dcdbfb7cc812b0822a72efe8d67fb867 [file] [log] [blame]
# see https://www.kernel.org/doc/Documentation/gpio/sysfs.txt
#
# format of /etc/gpios file
# model gpio name active_low edge direction
#
# model: platform name. $platform and $platform-$hwver are checked.
# gpio: 0-63 or more
# name: name of gpio to put in /dev/gpio
# active_low: 0 or 1, inverts value and edge for read and write
# edge: none rising falling both
# direction: in out low high (low and high are out+value=0 and out+value=1)
#
# note we do not set value file, use high and low for that so it is atomic
#
# model, gpio and name are required, others are optional
#
# This file is parsed by update-gpio-links.
# File is parsed sequentially, and all platform matches are executed.
#
# Note: Default values (those not having an hwver part) apply to all hwver.
# If any GPIO defines an hwver part, all uses of that GPIO must define
# an hwver part (you can't use a default in that case).
#
# GFCH100 versions
# V1.0 proto (red) hnvram -w HW_VER=0
# V1.0 evt (yellow) hnvram HW_VER is unset
# V1.2a + 85110 hnvram -w HW_VER=2
# V1.2b + 85100 hnvram -w HW_VER=3
# V1.2b + 85110 hnvram -w HW_VER=4
#
# /etc/hw_ver is populated with the proper value on all board versions:
# GFCH100 versions /etc/hw_ver
# V1.0 proto (red) 0
# V1.0 evt (yellow) 1
# V1.2a + 85110 2
# V1.2b + 85100 3
# V1.2b + 85110 4
#
# This file is using the values as returned by /etc/hw_ver
#
# Examples:
#
# configure but don't change value
# GFCH100 12 led_red 0 none out
#
# interrupt on 1->0 falling (rising inverted)
# GFCH100 31 reset_button 1 rising in
#
# set as output & low at same time (take out of reset)
# GFCH100 12 reset 1 none high
#
# just enable the gpio and create the link
# GFCH100 5 3220_reset
#
# model can have -[number] at end, to match a specific HW_VER value.
# to match an unset HW_VER, use model-, as in GFCH100-
# GFCH100-0 12 led_red 0 none out
# GFCH100-1 12 led_red 1 none out
# GFCH100 13 led_blue 0 none out
#
#model[-hwver] gpio name act_low edge direction/value
GFCH100-0 6 tpm_int 1 rising -
GFCH100-1 6 3236_ready 0 rising -
GFCH100-[01] 7 mcu_gpio1 - - -
GFCH100-[234] 7 mcu_gpio2 0 - low
GFCH100 9 mcu_gpio3 - - -
GFCH100-[234] 10 tpm_reset 0 - out
GFCH100-[0134] 11 1322_int 1 rising -
GFCH100-2 11 pwrseq_int 1 rising -
GFCH100-[01] 12 pcie0_reset 1 - high
GFCH100-2 12 cpu_i2c_reset 1 - high
GFCH100-[34] 12 i2c_sfp_reset 1 - out
GFCH100-[0134] 13 3220_int 1 rising -
GFCH100-2 13 poe_good - - -
GFCH100-[01] 14 k60_i2c_int 1 rising -
GFCH100-[234] 14 i2c_exp_int 1 rising -
GFCH100 15 k60_gpio - - -
GFCH100 16 85100_int 1 rising -
GFCH100 17 1322_reset 1 - high
GFCH100 18 mcu_erase 0 - low
GFCH100-[0134] 19 2011_int 1 rising -
GFCH100-2 19 i2c_expb_int 1 rising -
GFCH100 20 mcu_reset 1 - high
GFCH100-[01] 29 3220_reset 1 - high
GFCH100-2 29 led_red 0 - low
GFCH100-[34] 29 poe_good - - -
GFCH100-[012] 30 led_activity 1 - high
GFCH100-[34] 30 3220_reset 1 - out
GFCH100-[01] 31 led_red 1 - low
GFCH100-2 31 io_expa_reset 1 - high
GFCH100-[34] 31 i2c_io_reset 1 - out
GFCH100 32 2011_reset 1 - high
GFCH100-[234] 34 3236_ready 0 rising -
GFCH100-2 35 3220_reset 1 - out
GFCH100-[34] 35 i2c_sw_reset 1 - out
GFCH100-2 36 io_expb_reset 1 - high
GFCH100-[01] 37 sfp_mod_abs - - -
GFCH100-[234] 37 factory_reset - - -
GFCH100-[01] 38 sfp_tx_disable - - -
GFCH100-[01] 39 sfp_tx_fault - - -
GFCH100-[34] 39 led_red 0 - low
GFCH100-[01] 40 sfp_rx_los - - -
GFCH100-[1234] 43 k60_reset 0 - low
GFCH100-0 44 k60_reset 1 - high
GFCH100-[1234] 44 3236_reset 1 - high
GFCH100 45 k60_spi_ready 0 rising in
GFCH100 46 k60_spi_int 1 rising -
GFCH100 47 sd_reset 1 - high
GFCH100 56 modem_fc_int 1 rising -
GFCH100-2 496 sfp1_pd_l 1 - in
GFCH100-2 497 sfp1_txdisable 0 - high
GFCH100-2 498 sfp1_txfault 0 - in
GFCH100-2 499 sfp1_rxlos 0 - in
GFCH100-2 500 sfp2_pd_l 1 - in
GFCH100-2 501 sfp2_txdisable 0 - high
GFCH100-2 502 sfp2_txfault 0 - in
GFCH100-2 503 sfp2_rxlos 0 - in
GFCH100-2 504 phya_int_l 1 - in
GFCH100-2 505 phyb_int_l 1 - in
GFCH100-2 506 phyc_int_l 1 - in
GFCH100-2 507 tpm_int_l 1 - in