include/configs/TQM85xx.h - uboot/windcharger - Git at Google

 /*
  * (C) Copyright 2005
  * Stefan Roese, DENX Software Engineering, sr@denx.de.
  *
  * Wolfgang Denk <wd@denx.de>
  * Copyright 2004 Freescale Semiconductor.
  * (C) Copyright 2002,2003 Motorola,Inc.
  * Xianghua Xiao <X.Xiao@motorola.com>
  *
  * See file CREDITS for list of people who contributed to this
  * project.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as
  * published by the Free Software Foundation; either version 2 of
  * the License, or (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 /*
  * TQM85xx (8560/40/55/41) board configuration file
  */

 #ifndef __CONFIG_H
 #define __CONFIG_H

 /* High Level Configuration Options */
 #define CONFIG_BOOKE		1	/* BOOKE			*/
 #define CONFIG_E500		1	/* BOOKE e500 family		*/
 #define CONFIG_MPC85xx		1	/* MPC8540/60/55/41		*/

 #define CONFIG_PCI
 #define CONFIG_TSEC_ENET		/* tsec ethernet support	*/

 #define CONFIG_MISC_INIT_R	1	/* Call misc_init_r		*/

 /*
  * Only MPC8540 doesn't have CPM module
  */
 #ifndef CONFIG_MPC8540
 #define CONFIG_CPM2		1	/* has CPM2			*/
 #endif

 /*
  * sysclk for MPC85xx
  *
  * Two valid values are:
  *    33000000
  *    66000000
  *
  * Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz
  * is likely the desired value here, so that is now the default.
  * The board, however, can run at 66MHz.  In any event, this value
  * must match the settings of some switches.  Details can be found
  * in the README.mpc85xxads.
  */

 #ifndef CONFIG_SYS_CLK_FREQ
 #define CONFIG_SYS_CLK_FREQ	33333333
 #endif

 /*
  * These can be toggled for performance analysis, otherwise use default.
  */
 #define CONFIG_L2_CACHE			/* toggle L2 cache		*/
 #define CONFIG_BTB			/* toggle branch predition	*/
 #define CONFIG_ADDR_STREAMING		/* toggle addr streaming	*/

 #define CFG_INIT_DBCR DBCR_IDM		/* Enable Debug Exceptions	*/

 #undef	CFG_DRAM_TEST			/* memory test, takes time	*/
 #define CFG_MEMTEST_START	0x00000000
 #define CFG_MEMTEST_END		0x10000000

 /*
  * Base addresses -- Note these are effective addresses where the
  * actual resources get mapped (not physical addresses)
  */
 #define CFG_CCSRBAR_DEFAULT	0xFF700000	/* CCSRBAR Default	*/
 #define CFG_CCSRBAR		0xE0000000	/* relocated CCSRBAR	*/
 #define CFG_IMMR		CFG_CCSRBAR	/* PQII uses CFG_IMMR	*/

 /*
  * DDR Setup
  */
 #define CFG_DDR_SDRAM_BASE	0x00000000	/* DDR is system memory	*/
 #define CFG_SDRAM_BASE		CFG_DDR_SDRAM_BASE
 #define CONFIG_ADD_RAM_INFO	1		/* print additional info*/

 #if defined(CONFIG_TQM8540) || defined(CONFIG_TQM8560)
 /* TQM8540 & 8560 need DLL-override */
 #define CONFIG_DDR_DLL				/* DLL fix needed	*/
 #define CONFIG_DDR_DEFAULT_CL	25		/* CAS latency 2,5	*/
 #endif /* defined(CONFIG_TQM8540) || defined(CONFIG_TQM8560) */

 #if defined(CONFIG_TQM8541) || defined(CONFIG_TQM8555)
 #define CONFIG_DDR_DEFAULT_CL	30		/* CAS latency 3	*/
 #endif /* defined(CONFIG_TQM8541) || defined(CONFIG_TQM8555) */

 /*
  * Flash on the Local Bus
  */
 #define CFG_FLASH0		0xFC000000
 #define CFG_FLASH1		0xF8000000
 #define CFG_FLASH_BANKS_LIST	{ CFG_FLASH1, CFG_FLASH0 }

 #define CFG_LBC_FLASH_BASE	CFG_FLASH1	/* Localbus flash start	*/
 #define CFG_FLASH_BASE		CFG_LBC_FLASH_BASE /* start of FLASH	*/

 #define CFG_BR0_PRELIM		0xfc001801	/* port size 32bit	*/
 #define CFG_OR0_PRELIM		0xfc000040	/* 64MB Flash		*/
 #define CFG_BR1_PRELIM		0xf8001801	/* port size 32bit	*/
 #define CFG_OR1_PRELIM		0xfc000040	/* 64MB Flash		*/

 #define CFG_FLASH_CFI				/* flash is CFI compat.	*/
 #define CFG_FLASH_CFI_DRIVER			/* Use common CFI driver*/
 #define CFG_FLASH_EMPTY_INFO		/* print 'E' for empty sector	*/
 #define CFG_FLASH_QUIET_TEST	1	/* don't warn upon unknown flash*/

 #define CFG_MAX_FLASH_BANKS	2		/* number of banks	*/
 #define CFG_MAX_FLASH_SECT	512		/* sectors per device	*/
 #undef	CFG_FLASH_CHECKSUM
 #define CFG_FLASH_ERASE_TOUT	60000	/* Flash Erase Timeout (ms)	*/
 #define CFG_FLASH_WRITE_TOUT	500	/* Flash Write Timeout (ms)	*/

 #define CFG_MONITOR_BASE	TEXT_BASE	/* start of monitor	*/

 #define CFG_LBC_LCRR		0x00030008    /* LB clock ratio reg	*/
 #define CFG_LBC_LBCR		0x00000000    /* LB config reg		*/
 #define CFG_LBC_LSRT		0x20000000    /* LB sdram refresh timer	*/
 #define CFG_LBC_MRTPR		0x20000000    /* LB refresh timer presc.*/

 #define CONFIG_L1_INIT_RAM
 #define CFG_INIT_RAM_LOCK	1
 #define CFG_INIT_RAM_ADDR	0xe4010000	/* Initial RAM address	*/
 #define CFG_INIT_RAM_END	0x4000		/* End used area in RAM	*/

 #define CFG_GBL_DATA_SIZE	128		/* num bytes initial data*/
 #define CFG_GBL_DATA_OFFSET	(CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
 #define CFG_INIT_SP_OFFSET	CFG_GBL_DATA_OFFSET

 #define CFG_MONITOR_LEN		(256 * 1024)	/* Reserve 256kB for Mon*/
 #define CFG_MALLOC_LEN		(128 * 1024)	/* Reserved for malloc	*/

 /* Serial Port */
 #if defined(CONFIG_TQM8560)

 #define CONFIG_CONS_ON_SCC      /* define if console on SCC */
 #undef  CONFIG_CONS_NONE        /* define if console on something else */
 #define CONFIG_CONS_INDEX       1  /* which serial channel for console */

 #else

 #define CONFIG_CONS_INDEX     1
 #undef	CONFIG_SERIAL_SOFTWARE_FIFO
 #define CFG_NS16550
 #define CFG_NS16550_SERIAL
 #define CFG_NS16550_REG_SIZE	1
 #define CFG_NS16550_CLK		get_bus_freq(0)

 #define CFG_NS16550_COM1	(CFG_CCSRBAR+0x4500)
 #define CFG_NS16550_COM2	(CFG_CCSRBAR+0x4600)

 #endif /* CONFIG_TQM8560 */

 #define CONFIG_BAUDRATE         115200

 #define CFG_BAUDRATE_TABLE  \
 	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}

 /* Use the HUSH parser */
 #define CFG_HUSH_PARSER
 #ifdef	CFG_HUSH_PARSER
 #define CFG_PROMPT_HUSH_PS2 "> "
 #endif

 /* I2C */
 #define CONFIG_HARD_I2C			/* I2C with hardware support	*/
 #undef	CONFIG_SOFT_I2C			/* I2C bit-banged		*/
 #define CFG_I2C_SPEED		400000	/* I2C speed and slave address	*/
 #define CFG_I2C_SLAVE		0x7F
 #define CFG_I2C_NOPROBES	{0x48}	/* Don't probe these addrs	*/

 /* I2C RTC */
 #define CONFIG_RTC_DS1337		/* Use ds1337 rtc via i2c	*/
 #define CFG_I2C_RTC_ADDR	0x68	/* at address 0x68		*/

 /* I2C EEPROM */
 /*
  * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work also).
  */
 #define CFG_I2C_EEPROM_ADDR		0x50	/* 1010000x		*/
 #define CFG_I2C_EEPROM_ADDR_LEN		2
 #define CFG_EEPROM_PAGE_WRITE_BITS	5	/* =32 Bytes per write	*/
 #define CFG_EEPROM_PAGE_WRITE_ENABLE
 #define CFG_EEPROM_PAGE_WRITE_DELAY_MS	20
 #define CFG_I2C_MULTI_EEPROMS		1       /* more than one eeprom */

 /* I2C SYSMON (LM75) */
 #define CONFIG_DTT_LM75		1		/* ON Semi's LM75	*/
 #define CONFIG_DTT_SENSORS	{0}		/* Sensor addresses	*/
 #define CFG_DTT_MAX_TEMP	70
 #define CFG_DTT_LOW_TEMP	-30
 #define CFG_DTT_HYSTERESIS	3

 /* RapidIO MMU */
 #define CFG_RIO_MEM_BASE	0xc0000000	/* base address		*/
 #define CFG_RIO_MEM_PHYS	CFG_RIO_MEM_BASE
 #define CFG_RIO_MEM_SIZE	0x20000000	/* 128M			*/

 /*
  * General PCI
  * Addresses are mapped 1-1.
  */
 #define CFG_PCI1_MEM_BASE	0x80000000
 #define CFG_PCI1_MEM_PHYS	CFG_PCI1_MEM_BASE
 #define CFG_PCI1_MEM_SIZE	0x20000000	/* 512M			*/
 #define CFG_PCI1_IO_BASE	0xe2000000
 #define CFG_PCI1_IO_PHYS	CFG_PCI1_IO_BASE
 #define CFG_PCI1_IO_SIZE	0x1000000	/* 16M			*/

 #if defined(CONFIG_PCI)

 #define CONFIG_PCI_PNP			/* do pci plug-and-play		*/

 #define CONFIG_EEPRO100
 #undef CONFIG_TULIP

 #undef CONFIG_PCI_SCAN_SHOW		/* show pci devices on startup	*/
 #define CFG_PCI_SUBSYS_VENDORID 0x1057	/* Motorola			*/

 #endif	/* CONFIG_PCI */


 #define CONFIG_NET_MULTI	1

 #define CONFIG_MII		1	/* MII PHY management		*/
 #define CONFIG_MPC85XX_TSEC1	1
 #define CONFIG_MPC85XX_TSEC1_NAME	"TSEC0"
 #define CONFIG_MPC85XX_TSEC2	1
 #define CONFIG_MPC85XX_TSEC2_NAME	"TSEC1"
 #define TSEC1_PHY_ADDR		2
 #define TSEC2_PHY_ADDR		1
 #define TSEC1_PHYIDX		0
 #define TSEC2_PHYIDX		0
 #define FEC_PHY_ADDR		3
 #define FEC_PHYIDX		0
 #define CONFIG_HAS_ETH1
 #define CONFIG_HAS_ETH2

 /* Options are TSEC[0-1], FEC */
 #define CONFIG_ETHPRIME		"TSEC0"

 #if defined(CONFIG_TQM8540)
 /*
  * TQM8540 has 3 ethernet ports. 2 TSEC's and one FEC.
  * The FEC port is connected on the same signals as the FCC3 port
  * of the TQM8560 to the baseboard (STK85xx Starterkit).
  *
  * On the STK85xx Starterkit the X47/X50 jumper has to be set to
  * a - d (X50.2 - 3) to enable the FEC port.
  */
 #define CONFIG_MPC85XX_FEC	1
 #define CONFIG_MPC85XX_FEC_NAME	"FEC"
 #endif

 #if defined(CONFIG_TQM8541) || defined(CONFIG_TQM8555)
 /*
  * TQM8541/55 have 4 ethernet ports. 2 TSEC's and 2 FCC's. Only one FCC port
  * can be used at once, since only one FCC port is available on the STK85xx
  * Starterkit.
  *
  * To use this port you have to configure U-Boot to use the FCC port 1...2
  * and set the X47/X50 jumper to:
  * FCC1: a - b (X47.2 - X50.2)
  * FCC2: a - c (X50.2 - 1)
  */
 #define CONFIG_ETHER_ON_FCC
 #define	CONFIG_ETHER_INDEX    1		/* FCC channel for ethernet	*/
 #endif

 #if defined(CONFIG_TQM8560)
 /*
  * TQM8560 has 5 ethernet ports. 2 TSEC's and 3 FCC's. Only one FCC port
  * can be used at once, since only one FCC port is available on the STK85xx
  * Starterkit.
  *
  * To use this port you have to configure U-Boot to use the FCC port 1...3
  * and set the X47/X50 jumper to:
  * FCC1: a - b (X47.2 - X50.2)
  * FCC2: a - c (X50.2 - 1)
  * FCC3: a - d (X50.2 - 3)
  */
 #define CONFIG_ETHER_ON_FCC
 #define	CONFIG_ETHER_INDEX    3		/* FCC channel for ethernet	*/
 #endif

 #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 1)
 #define CONFIG_ETHER_ON_FCC1
 #define CFG_CMXFCR_MASK1	(CMXFCR_FC1 | CMXFCR_RF1CS_MSK | CMXFCR_TF1CS_MSK)
 #define CFG_CMXFCR_VALUE1	(CMXFCR_RF1CS_CLK11 | CMXFCR_TF1CS_CLK12)
 #define CFG_CPMFCR_RAMTYPE	0
 #define CFG_FCC_PSMR		(FCC_PSMR_FDE | FCC_PSMR_LPB)
 #endif

 #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2)
 #define CONFIG_ETHER_ON_FCC2
 #define CFG_CMXFCR_MASK2	(CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
 #define CFG_CMXFCR_VALUE2	(CMXFCR_RF2CS_CLK16 | CMXFCR_TF2CS_CLK13)
 #define CFG_CPMFCR_RAMTYPE	0
 #define CFG_FCC_PSMR		(FCC_PSMR_FDE | FCC_PSMR_LPB)
 #endif

 #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 3)
 #define CONFIG_ETHER_ON_FCC3
 #define CFG_CMXFCR_MASK3	(CMXFCR_FC3 | CMXFCR_RF3CS_MSK | CMXFCR_TF3CS_MSK)
 #define CFG_CMXFCR_VALUE3	(CMXFCR_RF3CS_CLK15 | CMXFCR_TF3CS_CLK14)
 #define CFG_CPMFCR_RAMTYPE	0
 #define CFG_FCC_PSMR		(FCC_PSMR_FDE | FCC_PSMR_LPB)
 #endif

 /*
  * Environment
  */
 #define CFG_ENV_IS_IN_FLASH	1
 #define CFG_ENV_ADDR		(CFG_MONITOR_BASE - 0x20000)
 #define CFG_ENV_SECT_SIZE	0x20000 /* 128K(one sector) for env	*/
 #define CFG_ENV_SIZE		0x2000
 #define CFG_ENV_ADDR_REDUND	(CFG_ENV_ADDR-CFG_ENV_SECT_SIZE)
 #define CFG_ENV_SIZE_REDUND	(CFG_ENV_SIZE)

 #define CONFIG_LOADS_ECHO	1	/* echo on for serial download	*/
 #define CFG_LOADS_BAUD_CHANGE	1	/* allow baudrate change	*/

 #define	CONFIG_TIMESTAMP		/* Print image info with ts	*/

 #if defined(CONFIG_PCI)
 # define ADD_PCI_CMD		(CFG_CMD_PCI)
 #else
 # define ADD_PCI_CMD		0
 #endif

 #define CONFIG_COMMANDS		(CONFIG_CMD_DFL	| \
 				 CFG_CMD_DHCP	| \
 				 CFG_CMD_NFS	| \
 				 CFG_CMD_SNTP	| \
 				 ADD_PCI_CMD	| \
 				 CFG_CMD_I2C	| \
 				 CFG_CMD_DATE	| \
 				 CFG_CMD_EEPROM	| \
 				 CFG_CMD_DTT	| \
 				 CFG_CMD_MII	| \
 				 CFG_CMD_PING	)
 #include <cmd_confdefs.h>

 #undef CONFIG_WATCHDOG			/* watchdog disabled		*/

 /*
  * Miscellaneous configurable options
  */
 #define CFG_LONGHELP			/* undef to save memory		*/
 #define CFG_LOAD_ADDR	0x2000000	/* default load address		*/
 #define CFG_PROMPT	"=> "		/* Monitor Command Prompt	*/

 #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
     #define CFG_CBSIZE	1024		/* Console I/O Buffer Size	*/
 #else
     #define CFG_CBSIZE	256		/* Console I/O Buffer Size	*/
 #endif

 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buf Size	*/
 #define CFG_MAXARGS	16		/* max number of command args	*/
 #define CFG_BARGSIZE	CFG_CBSIZE	/* Boot Argument Buffer Size	*/
 #define CFG_HZ		1000		/* decrementer freq: 1ms ticks	*/

 /*
  * For booting Linux, the board info and command line data
  * have to be in the first 8 MB of memory, since this is
  * the maximum mapped by the Linux kernel during initialization.
  */
 #define CFG_BOOTMAPSZ	(8 << 20)	/* Initial Memory map for Linux	*/

 /* Cache Configuration */
 #define CFG_DCACHE_SIZE		32768
 #define CFG_CACHELINE_SIZE	32
 #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
 #define CFG_CACHELINE_SHIFT	5	/*log base 2 of the above value	*/
 #endif

 /*
  * Internal Definitions
  *
  * Boot Flags
  */
 #define BOOTFLAG_COLD	0x01		/* Power-On: Boot from FLASH	*/
 #define BOOTFLAG_WARM	0x02		/* Software reboot		*/

 #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
 #define CONFIG_KGDB_BAUDRATE	230400	/* speed to run kgdb serial port*/
 #define CONFIG_KGDB_SER_INDEX	2	/* which serial port to use	*/
 #endif


 #define CONFIG_LOADADDR	 200000		/* default addr for tftp & bootm*/

 #define CONFIG_BOOTDELAY 5		/* -1 disables auto-boot	*/

 #define CONFIG_PREBOOT	"echo;"	\
 	"echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
 	"echo"

 #undef	CONFIG_BOOTARGS		/* the boot command will set bootargs	*/

 #define	CONFIG_EXTRA_ENV_SETTINGS					\
 	CFG_BOOTFILE							\
 	"netdev=eth0\0"							\
 	"consdev=ttyS0\0"						\
 	"nfsargs=setenv bootargs root=/dev/nfs rw "			\
 		"nfsroot=$serverip:$rootpath\0"				\
 	"ramargs=setenv bootargs root=/dev/ram rw\0"			\
 	"addip=setenv bootargs $bootargs "				\
 		"ip=$ipaddr:$serverip:$gatewayip:$netmask"		\
 		":$hostname:$netdev:off panic=1\0"			\
 	"addcons=setenv bootargs $bootargs "				\
 		"console=$consdev,$baudrate\0"				\
 	"flash_nfs=run nfsargs addip addcons;"				\
 		"bootm $kernel_addr\0"					\
 	"flash_self=run ramargs addip addcons;"				\
 		"bootm $kernel_addr $ramdisk_addr\0"			\
 	"net_nfs=tftp $loadaddr $bootfile;"				\
 		"run nfsargs addip addcons;bootm\0"			\
 	"rootpath=/opt/eldk/ppc_85xx\0"					\
 	"kernel_addr=FE000000\0"					\
 	"ramdisk_addr=FE100000\0"					\
 	"load=tftp 100000 /tftpboot/$hostname/u-boot.bin\0"		\
 	"update=protect off fffc0000 ffffffff;era fffc0000 ffffffff;"	\
 		"cp.b 100000 fffc0000 40000;"			        \
 		"setenv filesize;saveenv\0"				\
 	"upd=run load;run update\0"					\
 	""
 #define CONFIG_BOOTCOMMAND	"run flash_self"

 #endif	/* __CONFIG_H */
	/*
	* (C) Copyright 2005
	* Stefan Roese, DENX Software Engineering, sr@denx.de.
	*
	* Wolfgang Denk <wd@denx.de>
	* Copyright 2004 Freescale Semiconductor.
	* (C) Copyright 2002,2003 Motorola,Inc.
	* Xianghua Xiao <X.Xiao@motorola.com>
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	/*
	* TQM85xx (8560/40/55/41) board configuration file
	*/

	#ifndef __CONFIG_H
	#define __CONFIG_H

	/* High Level Configuration Options */
	#define CONFIG_BOOKE 1 /* BOOKE */
	#define CONFIG_E500 1 /* BOOKE e500 family */
	#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41 */

	#define CONFIG_PCI
	#define CONFIG_TSEC_ENET /* tsec ethernet support */

	#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */

	/*
	* Only MPC8540 doesn't have CPM module
	*/
	#ifndef CONFIG_MPC8540
	#define CONFIG_CPM2 1 /* has CPM2 */
	#endif

	/*
	* sysclk for MPC85xx
	*
	* Two valid values are:
	* 33000000
	* 66000000
	*
	* Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz
	* is likely the desired value here, so that is now the default.
	* The board, however, can run at 66MHz. In any event, this value
	* must match the settings of some switches. Details can be found
	* in the README.mpc85xxads.
	*/

	#ifndef CONFIG_SYS_CLK_FREQ
	#define CONFIG_SYS_CLK_FREQ 33333333
	#endif

	/*
	* These can be toggled for performance analysis, otherwise use default.
	*/
	#define CONFIG_L2_CACHE /* toggle L2 cache */
	#define CONFIG_BTB /* toggle branch predition */
	#define CONFIG_ADDR_STREAMING /* toggle addr streaming */

	#define CFG_INIT_DBCR DBCR_IDM /* Enable Debug Exceptions */

	#undef CFG_DRAM_TEST /* memory test, takes time */
	#define CFG_MEMTEST_START 0x00000000
	#define CFG_MEMTEST_END 0x10000000

	/*
	* Base addresses -- Note these are effective addresses where the
	* actual resources get mapped (not physical addresses)
	*/
	#define CFG_CCSRBAR_DEFAULT 0xFF700000 /* CCSRBAR Default */
	#define CFG_CCSRBAR 0xE0000000 /* relocated CCSRBAR */
	#define CFG_IMMR CFG_CCSRBAR /* PQII uses CFG_IMMR */

	/*
	* DDR Setup
	*/
	#define CFG_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory */
	#define CFG_SDRAM_BASE CFG_DDR_SDRAM_BASE
	#define CONFIG_ADD_RAM_INFO 1 /* print additional info*/

	#if defined(CONFIG_TQM8540) \|\| defined(CONFIG_TQM8560)
	/* TQM8540 & 8560 need DLL-override */
	#define CONFIG_DDR_DLL /* DLL fix needed */
	#define CONFIG_DDR_DEFAULT_CL 25 /* CAS latency 2,5 */
	#endif /* defined(CONFIG_TQM8540) \|\| defined(CONFIG_TQM8560) */

	#if defined(CONFIG_TQM8541) \|\| defined(CONFIG_TQM8555)
	#define CONFIG_DDR_DEFAULT_CL 30 /* CAS latency 3 */
	#endif /* defined(CONFIG_TQM8541) \|\| defined(CONFIG_TQM8555) */

	/*
	* Flash on the Local Bus
	*/
	#define CFG_FLASH0 0xFC000000
	#define CFG_FLASH1 0xF8000000
	#define CFG_FLASH_BANKS_LIST { CFG_FLASH1, CFG_FLASH0 }

	#define CFG_LBC_FLASH_BASE CFG_FLASH1 /* Localbus flash start */
	#define CFG_FLASH_BASE CFG_LBC_FLASH_BASE /* start of FLASH */

	#define CFG_BR0_PRELIM 0xfc001801 /* port size 32bit */
	#define CFG_OR0_PRELIM 0xfc000040 /* 64MB Flash */
	#define CFG_BR1_PRELIM 0xf8001801 /* port size 32bit */
	#define CFG_OR1_PRELIM 0xfc000040 /* 64MB Flash */

	#define CFG_FLASH_CFI /* flash is CFI compat. */
	#define CFG_FLASH_CFI_DRIVER /* Use common CFI driver*/
	#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector */
	#define CFG_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash*/

	#define CFG_MAX_FLASH_BANKS 2 /* number of banks */
	#define CFG_MAX_FLASH_SECT 512 /* sectors per device */
	#undef CFG_FLASH_CHECKSUM
	#define CFG_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
	#define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */

	#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */

	#define CFG_LBC_LCRR 0x00030008 /* LB clock ratio reg */
	#define CFG_LBC_LBCR 0x00000000 /* LB config reg */
	#define CFG_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
	#define CFG_LBC_MRTPR 0x20000000 /* LB refresh timer presc.*/

	#define CONFIG_L1_INIT_RAM
	#define CFG_INIT_RAM_LOCK 1
	#define CFG_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
	#define CFG_INIT_RAM_END 0x4000 /* End used area in RAM */

	#define CFG_GBL_DATA_SIZE 128 /* num bytes initial data*/
	#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
	#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET

	#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256kB for Mon*/
	#define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */

	/* Serial Port */
	#if defined(CONFIG_TQM8560)

	#define CONFIG_CONS_ON_SCC /* define if console on SCC */
	#undef CONFIG_CONS_NONE /* define if console on something else */
	#define CONFIG_CONS_INDEX 1 /* which serial channel for console */

	#else

	#define CONFIG_CONS_INDEX 1
	#undef CONFIG_SERIAL_SOFTWARE_FIFO
	#define CFG_NS16550
	#define CFG_NS16550_SERIAL
	#define CFG_NS16550_REG_SIZE 1
	#define CFG_NS16550_CLK get_bus_freq(0)

	#define CFG_NS16550_COM1 (CFG_CCSRBAR+0x4500)
	#define CFG_NS16550_COM2 (CFG_CCSRBAR+0x4600)

	#endif /* CONFIG_TQM8560 */

	#define CONFIG_BAUDRATE 115200

	#define CFG_BAUDRATE_TABLE \
	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}

	/* Use the HUSH parser */
	#define CFG_HUSH_PARSER
	#ifdef CFG_HUSH_PARSER
	#define CFG_PROMPT_HUSH_PS2 "> "
	#endif

	/* I2C */
	#define CONFIG_HARD_I2C /* I2C with hardware support */
	#undef CONFIG_SOFT_I2C /* I2C bit-banged */
	#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
	#define CFG_I2C_SLAVE 0x7F
	#define CFG_I2C_NOPROBES {0x48} /* Don't probe these addrs */

	/* I2C RTC */
	#define CONFIG_RTC_DS1337 /* Use ds1337 rtc via i2c */
	#define CFG_I2C_RTC_ADDR 0x68 /* at address 0x68 */

	/* I2C EEPROM */
	/*
	* EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work also).
	*/
	#define CFG_I2C_EEPROM_ADDR 0x50 /* 1010000x */
	#define CFG_I2C_EEPROM_ADDR_LEN 2
	#define CFG_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
	#define CFG_EEPROM_PAGE_WRITE_ENABLE
	#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 20
	#define CFG_I2C_MULTI_EEPROMS 1 /* more than one eeprom */

	/* I2C SYSMON (LM75) */
	#define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */
	#define CONFIG_DTT_SENSORS {0} /* Sensor addresses */
	#define CFG_DTT_MAX_TEMP 70
	#define CFG_DTT_LOW_TEMP -30
	#define CFG_DTT_HYSTERESIS 3

	/* RapidIO MMU */
	#define CFG_RIO_MEM_BASE 0xc0000000 /* base address */
	#define CFG_RIO_MEM_PHYS CFG_RIO_MEM_BASE
	#define CFG_RIO_MEM_SIZE 0x20000000 /* 128M */

	/*
	* General PCI
	* Addresses are mapped 1-1.
	*/
	#define CFG_PCI1_MEM_BASE 0x80000000
	#define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE
	#define CFG_PCI1_MEM_SIZE 0x20000000 /* 512M */
	#define CFG_PCI1_IO_BASE 0xe2000000
	#define CFG_PCI1_IO_PHYS CFG_PCI1_IO_BASE
	#define CFG_PCI1_IO_SIZE 0x1000000 /* 16M */

	#if defined(CONFIG_PCI)

	#define CONFIG_PCI_PNP /* do pci plug-and-play */

	#define CONFIG_EEPRO100
	#undef CONFIG_TULIP

	#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
	#define CFG_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */

	#endif /* CONFIG_PCI */


	#define CONFIG_NET_MULTI 1

	#define CONFIG_MII 1 /* MII PHY management */
	#define CONFIG_MPC85XX_TSEC1 1
	#define CONFIG_MPC85XX_TSEC1_NAME "TSEC0"
	#define CONFIG_MPC85XX_TSEC2 1
	#define CONFIG_MPC85XX_TSEC2_NAME "TSEC1"
	#define TSEC1_PHY_ADDR 2
	#define TSEC2_PHY_ADDR 1
	#define TSEC1_PHYIDX 0
	#define TSEC2_PHYIDX 0
	#define FEC_PHY_ADDR 3
	#define FEC_PHYIDX 0
	#define CONFIG_HAS_ETH1
	#define CONFIG_HAS_ETH2

	/* Options are TSEC[0-1], FEC */
	#define CONFIG_ETHPRIME "TSEC0"

	#if defined(CONFIG_TQM8540)
	/*
	* TQM8540 has 3 ethernet ports. 2 TSEC's and one FEC.
	* The FEC port is connected on the same signals as the FCC3 port
	* of the TQM8560 to the baseboard (STK85xx Starterkit).
	*
	* On the STK85xx Starterkit the X47/X50 jumper has to be set to
	* a - d (X50.2 - 3) to enable the FEC port.
	*/
	#define CONFIG_MPC85XX_FEC 1
	#define CONFIG_MPC85XX_FEC_NAME "FEC"
	#endif

	#if defined(CONFIG_TQM8541) \|\| defined(CONFIG_TQM8555)
	/*
	* TQM8541/55 have 4 ethernet ports. 2 TSEC's and 2 FCC's. Only one FCC port
	* can be used at once, since only one FCC port is available on the STK85xx
	* Starterkit.
	*
	* To use this port you have to configure U-Boot to use the FCC port 1...2
	* and set the X47/X50 jumper to:
	* FCC1: a - b (X47.2 - X50.2)
	* FCC2: a - c (X50.2 - 1)
	*/
	#define CONFIG_ETHER_ON_FCC
	#define CONFIG_ETHER_INDEX 1 /* FCC channel for ethernet */
	#endif

	#if defined(CONFIG_TQM8560)
	/*
	* TQM8560 has 5 ethernet ports. 2 TSEC's and 3 FCC's. Only one FCC port
	* can be used at once, since only one FCC port is available on the STK85xx
	* Starterkit.
	*
	* To use this port you have to configure U-Boot to use the FCC port 1...3
	* and set the X47/X50 jumper to:
	* FCC1: a - b (X47.2 - X50.2)
	* FCC2: a - c (X50.2 - 1)
	* FCC3: a - d (X50.2 - 3)
	*/
	#define CONFIG_ETHER_ON_FCC
	#define CONFIG_ETHER_INDEX 3 /* FCC channel for ethernet */
	#endif

	#if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 1)
	#define CONFIG_ETHER_ON_FCC1
	#define CFG_CMXFCR_MASK1 (CMXFCR_FC1 \| CMXFCR_RF1CS_MSK \| CMXFCR_TF1CS_MSK)
	#define CFG_CMXFCR_VALUE1 (CMXFCR_RF1CS_CLK11 \| CMXFCR_TF1CS_CLK12)
	#define CFG_CPMFCR_RAMTYPE 0
	#define CFG_FCC_PSMR (FCC_PSMR_FDE \| FCC_PSMR_LPB)
	#endif

	#if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2)
	#define CONFIG_ETHER_ON_FCC2
	#define CFG_CMXFCR_MASK2 (CMXFCR_FC2 \| CMXFCR_RF2CS_MSK \| CMXFCR_TF2CS_MSK)
	#define CFG_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK16 \| CMXFCR_TF2CS_CLK13)
	#define CFG_CPMFCR_RAMTYPE 0
	#define CFG_FCC_PSMR (FCC_PSMR_FDE \| FCC_PSMR_LPB)
	#endif

	#if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 3)
	#define CONFIG_ETHER_ON_FCC3
	#define CFG_CMXFCR_MASK3 (CMXFCR_FC3 \| CMXFCR_RF3CS_MSK \| CMXFCR_TF3CS_MSK)
	#define CFG_CMXFCR_VALUE3 (CMXFCR_RF3CS_CLK15 \| CMXFCR_TF3CS_CLK14)
	#define CFG_CPMFCR_RAMTYPE 0
	#define CFG_FCC_PSMR (FCC_PSMR_FDE \| FCC_PSMR_LPB)
	#endif

	/*
	* Environment
	*/
	#define CFG_ENV_IS_IN_FLASH 1
	#define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x20000)
	#define CFG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
	#define CFG_ENV_SIZE 0x2000
	#define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR-CFG_ENV_SECT_SIZE)
	#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)

	#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
	#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */

	#define CONFIG_TIMESTAMP /* Print image info with ts */

	#if defined(CONFIG_PCI)
	# define ADD_PCI_CMD (CFG_CMD_PCI)
	#else
	# define ADD_PCI_CMD 0
	#endif

	#define CONFIG_COMMANDS (CONFIG_CMD_DFL \| \
	CFG_CMD_DHCP \| \
	CFG_CMD_NFS \| \
	CFG_CMD_SNTP \| \
	ADD_PCI_CMD \| \
	CFG_CMD_I2C \| \
	CFG_CMD_DATE \| \
	CFG_CMD_EEPROM \| \
	CFG_CMD_DTT \| \
	CFG_CMD_MII \| \
	CFG_CMD_PING )
	#include <cmd_confdefs.h>

	#undef CONFIG_WATCHDOG /* watchdog disabled */

	/*
	* Miscellaneous configurable options
	*/
	#define CFG_LONGHELP /* undef to save memory */
	#define CFG_LOAD_ADDR 0x2000000 /* default load address */
	#define CFG_PROMPT "=> " /* Monitor Command Prompt */

	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
	#else
	#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
	#endif

	#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buf Size */
	#define CFG_MAXARGS 16 /* max number of command args */
	#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
	#define CFG_HZ 1000 /* decrementer freq: 1ms ticks */

	/*
	* For booting Linux, the board info and command line data
	* have to be in the first 8 MB of memory, since this is
	* the maximum mapped by the Linux kernel during initialization.
	*/
	#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */

	/* Cache Configuration */
	#define CFG_DCACHE_SIZE 32768
	#define CFG_CACHELINE_SIZE 32
	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CFG_CACHELINE_SHIFT 5 /log base 2 of the above value /
	#endif

	/*
	* Internal Definitions
	*
	* Boot Flags
	*/
	#define BOOTFLAG_COLD 0x01 /* Power-On: Boot from FLASH */
	#define BOOTFLAG_WARM 0x02 /* Software reboot */

	#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
	#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port*/
	#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
	#endif


	#define CONFIG_LOADADDR 200000 /* default addr for tftp & bootm*/

	#define CONFIG_BOOTDELAY 5 /* -1 disables auto-boot */

	#define CONFIG_PREBOOT "echo;" \
	"echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
	"echo"

	#undef CONFIG_BOOTARGS /* the boot command will set bootargs */

	#define CONFIG_EXTRA_ENV_SETTINGS \
	CFG_BOOTFILE \
	"netdev=eth0\0" \
	"consdev=ttyS0\0" \
	"nfsargs=setenv bootargs root=/dev/nfs rw " \
	"nfsroot=$serverip:$rootpath\0" \
	"ramargs=setenv bootargs root=/dev/ram rw\0" \
	"addip=setenv bootargs $bootargs " \
	"ip=$ipaddr:$serverip:$gatewayip:$netmask" \
	":$hostname:$netdev:off panic=1\0" \
	"addcons=setenv bootargs $bootargs " \
	"console=$consdev,$baudrate\0" \
	"flash_nfs=run nfsargs addip addcons;" \
	"bootm $kernel_addr\0" \
	"flash_self=run ramargs addip addcons;" \
	"bootm $kernel_addr $ramdisk_addr\0" \
	"net_nfs=tftp $loadaddr $bootfile;" \
	"run nfsargs addip addcons;bootm\0" \
	"rootpath=/opt/eldk/ppc_85xx\0" \
	"kernel_addr=FE000000\0" \
	"ramdisk_addr=FE100000\0" \
	"load=tftp 100000 /tftpboot/$hostname/u-boot.bin\0" \
	"update=protect off fffc0000 ffffffff;era fffc0000 ffffffff;" \
	"cp.b 100000 fffc0000 40000;" \
	"setenv filesize;saveenv\0" \
	"upd=run load;run update\0" \
	""
	#define CONFIG_BOOTCOMMAND "run flash_self"

	#endif /* __CONFIG_H */