#ifndef __ASMARM_SMP_TWD_H
#define __ASMARM_SMP_TWD_H

#define TWD_TIMER_LOAD			0x00
#define TWD_TIMER_COUNTER		0x04
#define TWD_TIMER_CONTROL		0x08
#define TWD_TIMER_INTSTAT		0x0C

#define TWD_WDOG_LOAD			0x20
#define TWD_WDOG_COUNTER		0x24
#define TWD_WDOG_CONTROL		0x28
#define TWD_WDOG_INTSTAT		0x2C
#define TWD_WDOG_RESETSTAT		0x30
#define TWD_WDOG_DISABLE		0x34

#define TWD_TIMER_CONTROL_ENABLE	(1 << 0)
#define TWD_TIMER_CONTROL_ONESHOT	(0 << 1)
#define TWD_TIMER_CONTROL_PERIODIC	(1 << 1)
#define TWD_TIMER_CONTROL_IT_ENABLE	(1 << 2)

#define TWD_WDOG_CONTROL_ENABLE		(1 << 0)
#define TWD_WDOG_CONTROL_PERIODIC	(1 << 1)
#define TWD_WDOG_CONTROL_IT_ENABLE	(1 << 2)
#define TWD_WDOG_CONTROL_TIMER_MODE	(0 << 3)
#define TWD_WDOG_CONTROL_WATCHDOG_MODE	(1 << 3)

struct clock_event_device;

extern void __iomem *twd_base;

void twd_timer_setup(struct clock_event_device *);
void twd_timer_stop(struct clock_event_device *);
unsigned long twd_timer_get_rate(void);

#endif