| /*************************************************************************** |
| * Copyright (c) 1999-2012, Broadcom Corporation |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License version 2 as |
| * published by the Free Software Foundation. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. |
| * |
| * Module Description: |
| * DO NOT EDIT THIS FILE DIRECTLY |
| * |
| * This module was generated magically with RDB from a source description |
| * file. You must edit the source file for changes to be made to this file. |
| * |
| * |
| * Date: Generated on Tue Jan 17 10:22:19 2012 |
| * MD5 Checksum d41d8cd98f00b204e9800998ecf8427e |
| * |
| * Compiled with: RDB Utility combo_header.pl |
| * RDB Parser 3.0 |
| * unknown unknown |
| * Perl Interpreter 5.008008 |
| * Operating System linux |
| * |
| * Revision History: |
| * |
| * $brcm_Log: /magnum/basemodules/chp/7360/rdb/a0/bchp_hif_intr2.h $ |
| * |
| * Hydra_Software_Devel/2 1/17/12 11:56a pntruong |
| * SW7360-8: Synced up with central rdb. |
| * |
| ***************************************************************************/ |
| |
| #ifndef BCHP_HIF_INTR2_H__ |
| #define BCHP_HIF_INTR2_H__ |
| |
| /*************************************************************************** |
| *HIF_INTR2 - HIF Level 2 Interrupt Controller Registers |
| ***************************************************************************/ |
| #define BCHP_HIF_INTR2_CPU_STATUS 0x00411000 /* CPU interrupt Status Register */ |
| #define BCHP_HIF_INTR2_CPU_SET 0x00411004 /* CPU interrupt Set Register */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR 0x00411008 /* CPU interrupt Clear Register */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS 0x0041100c /* CPU interrupt Mask Status Register */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET 0x00411010 /* CPU interrupt Mask Set Register */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR 0x00411014 /* CPU interrupt Mask Clear Register */ |
| #define BCHP_HIF_INTR2_PCI_STATUS 0x00411018 /* PCI interrupt Status Register */ |
| #define BCHP_HIF_INTR2_PCI_SET 0x0041101c /* PCI interrupt Set Register */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR 0x00411020 /* PCI interrupt Clear Register */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS 0x00411024 /* PCI interrupt Mask Status Register */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET 0x00411028 /* PCI interrupt Mask Set Register */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR 0x0041102c /* PCI interrupt Mask Clear Register */ |
| |
| /*************************************************************************** |
| *CPU_STATUS - CPU interrupt Status Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_STATUS :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_STATUS_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_STATUS_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_STATUS_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_STATUS :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *CPU_SET - CPU interrupt Set Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_SET :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_SET_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_SET_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_SET_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_SET_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_SET_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_SET :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_SET_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_SET_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_SET :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_SET_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_SET_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_SET_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *CPU_CLEAR - CPU interrupt Clear Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_CLEAR :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_CLEAR_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_CLEAR :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_CLEAR_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *CPU_MASK_STATUS - CPU interrupt Mask Status Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_MASK_STATUS :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_MASK_STATUS_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| /*************************************************************************** |
| *CPU_MASK_SET - CPU interrupt Mask Set Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_MASK_SET :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_MASK_SET_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| /*************************************************************************** |
| *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: CPU_MASK_CLEAR :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_CPU_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| /*************************************************************************** |
| *PCI_STATUS - PCI interrupt Status Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_STATUS :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_STATUS_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_STATUS_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_STATUS_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_STATUS_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_STATUS :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_STATUS_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *PCI_SET - PCI interrupt Set Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_SET :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_SET_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_SET_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_SET_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_SET_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_SET_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_SET :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_SET_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_SET_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_SET :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_SET_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_SET_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_SET_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *PCI_CLEAR - PCI interrupt Clear Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_CLEAR :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CORR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_UNC_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_RBPIN_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CTLRDY_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_PGMPG_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_CPYBK_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_BLKERA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_NAND_NP_READ_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_INST_RD_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_MICH_WR_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TIMEOUT_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_EBI_TEA_INTR_DEFAULT 0x00000000 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_CLEAR_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_CLEAR :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_CLEAR_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000000 |
| |
| /*************************************************************************** |
| *PCI_MASK_STATUS - PCI interrupt Mask Status Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_MASK_STATUS :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_MASK_STATUS_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| /*************************************************************************** |
| *PCI_MASK_SET - PCI interrupt Mask Set Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_MASK_SET :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_MASK_SET_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| /*************************************************************************** |
| *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register |
| ***************************************************************************/ |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:28] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK 0xf0000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT 28 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CORR_INTR [27:27] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_MASK 0x08000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_SHIFT 27 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CORR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_UNC_INTR [26:26] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_MASK 0x04000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_SHIFT 26 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_UNC_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_RBPIN_INTR [25:25] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_MASK 0x02000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_SHIFT 25 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_RBPIN_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CTLRDY_INTR [24:24] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_MASK 0x01000000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_SHIFT 24 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CTLRDY_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_PGMPG_INTR [23:23] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_MASK 0x00800000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_SHIFT 23 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_PGMPG_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_CPYBK_INTR [22:22] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_MASK 0x00400000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_SHIFT 22 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_CPYBK_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_BLKERA_INTR [21:21] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_MASK 0x00200000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_SHIFT 21 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_BLKERA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: NAND_NP_READ_INTR [20:20] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_MASK 0x00100000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_SHIFT 20 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_NAND_NP_READ_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: MICH_INST_RD_INTR [19:19] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_INST_RD_INTR_MASK 0x00080000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_INST_RD_INTR_SHIFT 19 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_INST_RD_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: MICH_WR_INTR [18:18] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_WR_INTR_MASK 0x00040000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_WR_INTR_SHIFT 18 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_MICH_WR_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: EBI_TIMEOUT_INTR [17:17] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TIMEOUT_INTR_MASK 0x00020000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TIMEOUT_INTR_SHIFT 17 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TIMEOUT_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: EBI_TEA_INTR [16:16] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TEA_INTR_MASK 0x00010000 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TEA_INTR_SHIFT 16 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_EBI_TEA_INTR_DEFAULT 0x00000001 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [15:01] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK 0x0000fffe |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT 1 |
| |
| /* HIF_INTR2 :: PCI_MASK_CLEAR :: HIF_RGR_BRIDGE_INTR [00:00] */ |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_MASK 0x00000001 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_SHIFT 0 |
| #define BCHP_HIF_INTR2_PCI_MASK_CLEAR_HIF_RGR_BRIDGE_INTR_DEFAULT 0x00000001 |
| |
| #endif /* #ifndef BCHP_HIF_INTR2_H__ */ |
| |
| /* End of File */ |
