arch/arm/mach-realview/realview_pb11mp.c - kernel/bruno - Git at Google

 /*
  *  linux/arch/arm/mach-realview/realview_pb11mp.c
  *
  *  Copyright (C) 2008 ARM Limited
  *  Copyright (C) 2000 Deep Blue Solutions Ltd
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
  * the Free Software Foundation; either version 2 of the License, or
  * (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  */

 #include <linux/init.h>
 #include <linux/platform_device.h>
 #include <linux/device.h>
 #include <linux/amba/bus.h>
 #include <linux/amba/pl061.h>
 #include <linux/amba/mmci.h>
 #include <linux/amba/pl022.h>
 #include <linux/io.h>
 #include <linux/irqchip/arm-gic.h>
 #include <linux/platform_data/clk-realview.h>
 #include <linux/reboot.h>

 #include <mach/hardware.h>
 #include <asm/irq.h>
 #include <asm/mach-types.h>
 #include <asm/pgtable.h>
 #include <asm/hardware/cache-l2x0.h>
 #include <asm/smp_twd.h>

 #include <asm/mach/arch.h>
 #include <asm/mach/flash.h>
 #include <asm/mach/map.h>
 #include <asm/mach/time.h>

 #include <mach/board-pb11mp.h>
 #include <mach/irqs.h>

 #include "core.h"

 static struct map_desc realview_pb11mp_io_desc[] __initdata = {
 	{
 		.virtual	= IO_ADDRESS(REALVIEW_SYS_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_SYS_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_PB11MP_GIC_CPU_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_PB11MP_GIC_CPU_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_PB11MP_GIC_DIST_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_PB11MP_GIC_DIST_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {	/* Maps the SCU, GIC CPU interface, TWD, GIC DIST */
 		.virtual	= IO_ADDRESS(REALVIEW_TC11MP_PRIV_MEM_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_TC11MP_PRIV_MEM_BASE),
 		.length		= REALVIEW_TC11MP_PRIV_MEM_SIZE,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_SCTL_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_SCTL_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_PB11MP_TIMER0_1_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_PB11MP_TIMER0_1_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_PB11MP_TIMER2_3_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_PB11MP_TIMER2_3_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	}, {
 		.virtual	= IO_ADDRESS(REALVIEW_TC11MP_L220_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_TC11MP_L220_BASE),
 		.length		= SZ_8K,
 		.type		= MT_DEVICE,
 	},
 #ifdef CONFIG_DEBUG_LL
 	{
 		.virtual	= IO_ADDRESS(REALVIEW_PB11MP_UART0_BASE),
 		.pfn		= __phys_to_pfn(REALVIEW_PB11MP_UART0_BASE),
 		.length		= SZ_4K,
 		.type		= MT_DEVICE,
 	},
 #endif
 };

 static void __init realview_pb11mp_map_io(void)
 {
 	iotable_init(realview_pb11mp_io_desc, ARRAY_SIZE(realview_pb11mp_io_desc));
 }

 static struct pl061_platform_data gpio0_plat_data = {
 	.gpio_base	= 0,
 };

 static struct pl061_platform_data gpio1_plat_data = {
 	.gpio_base	= 8,
 };

 static struct pl061_platform_data gpio2_plat_data = {
 	.gpio_base	= 16,
 };

 static struct pl022_ssp_controller ssp0_plat_data = {
 	.bus_id = 0,
 	.enable_dma = 0,
 	.num_chipselect = 1,
 };

 /*
  * RealView PB11MPCore AMBA devices
  */

 #define GPIO2_IRQ		{ IRQ_PB11MP_GPIO2 }
 #define GPIO3_IRQ		{ IRQ_PB11MP_GPIO3 }
 #define AACI_IRQ		{ IRQ_TC11MP_AACI }
 #define MMCI0_IRQ		{ IRQ_TC11MP_MMCI0A, IRQ_TC11MP_MMCI0B }
 #define KMI0_IRQ		{ IRQ_TC11MP_KMI0 }
 #define KMI1_IRQ		{ IRQ_TC11MP_KMI1 }
 #define PB11MP_SMC_IRQ		{ }
 #define MPMC_IRQ		{ }
 #define PB11MP_CLCD_IRQ		{ IRQ_PB11MP_CLCD }
 #define DMAC_IRQ		{ IRQ_PB11MP_DMAC }
 #define SCTL_IRQ		{ }
 #define PB11MP_WATCHDOG_IRQ	{ IRQ_PB11MP_WATCHDOG }
 #define PB11MP_GPIO0_IRQ	{ IRQ_PB11MP_GPIO0 }
 #define GPIO1_IRQ		{ IRQ_PB11MP_GPIO1 }
 #define PB11MP_RTC_IRQ		{ IRQ_TC11MP_RTC }
 #define SCI_IRQ			{ IRQ_PB11MP_SCI }
 #define PB11MP_UART0_IRQ	{ IRQ_TC11MP_UART0 }
 #define PB11MP_UART1_IRQ	{ IRQ_TC11MP_UART1 }
 #define PB11MP_UART2_IRQ	{ IRQ_PB11MP_UART2 }
 #define PB11MP_UART3_IRQ	{ IRQ_PB11MP_UART3 }
 #define PB11MP_SSP_IRQ		{ IRQ_PB11MP_SSP }

 /* FPGA Primecells */
 APB_DEVICE(aaci,	"fpga:aaci",	AACI,		NULL);
 APB_DEVICE(mmc0,	"fpga:mmc0",	MMCI0,		&realview_mmc0_plat_data);
 APB_DEVICE(kmi0,	"fpga:kmi0",	KMI0,		NULL);
 APB_DEVICE(kmi1,	"fpga:kmi1",	KMI1,		NULL);
 APB_DEVICE(uart3,	"fpga:uart3",	PB11MP_UART3,	NULL);

 /* DevChip Primecells */
 AHB_DEVICE(smc,		"dev:smc",	PB11MP_SMC,	NULL);
 AHB_DEVICE(sctl,	"dev:sctl",	SCTL,		NULL);
 APB_DEVICE(wdog,	"dev:wdog",	PB11MP_WATCHDOG, NULL);
 APB_DEVICE(gpio0,	"dev:gpio0",	PB11MP_GPIO0,	&gpio0_plat_data);
 APB_DEVICE(gpio1,	"dev:gpio1",	GPIO1,		&gpio1_plat_data);
 APB_DEVICE(gpio2,	"dev:gpio2",	GPIO2,		&gpio2_plat_data);
 APB_DEVICE(rtc,		"dev:rtc",	PB11MP_RTC,	NULL);
 APB_DEVICE(sci0,	"dev:sci0",	SCI,		NULL);
 APB_DEVICE(uart0,	"dev:uart0",	PB11MP_UART0,	NULL);
 APB_DEVICE(uart1,	"dev:uart1",	PB11MP_UART1,	NULL);
 APB_DEVICE(uart2,	"dev:uart2",	PB11MP_UART2,	NULL);
 APB_DEVICE(ssp0,	"dev:ssp0",	PB11MP_SSP,	&ssp0_plat_data);

 /* Primecells on the NEC ISSP chip */
 AHB_DEVICE(clcd,	"issp:clcd",	PB11MP_CLCD,	&clcd_plat_data);
 AHB_DEVICE(dmac,	"issp:dmac",	DMAC,		NULL);

 static struct amba_device *amba_devs[] __initdata = {
 	&dmac_device,
 	&uart0_device,
 	&uart1_device,
 	&uart2_device,
 	&uart3_device,
 	&smc_device,
 	&clcd_device,
 	&sctl_device,
 	&wdog_device,
 	&gpio0_device,
 	&gpio1_device,
 	&gpio2_device,
 	&rtc_device,
 	&sci0_device,
 	&ssp0_device,
 	&aaci_device,
 	&mmc0_device,
 	&kmi0_device,
 	&kmi1_device,
 };

 /*
  * RealView PB11MPCore platform devices
  */
 static struct resource realview_pb11mp_flash_resource[] = {
 	[0] = {
 		.start		= REALVIEW_PB11MP_FLASH0_BASE,
 		.end		= REALVIEW_PB11MP_FLASH0_BASE + REALVIEW_PB11MP_FLASH0_SIZE - 1,
 		.flags		= IORESOURCE_MEM,
 	},
 	[1] = {
 		.start		= REALVIEW_PB11MP_FLASH1_BASE,
 		.end		= REALVIEW_PB11MP_FLASH1_BASE + REALVIEW_PB11MP_FLASH1_SIZE - 1,
 		.flags		= IORESOURCE_MEM,
 	},
 };

 static struct resource realview_pb11mp_smsc911x_resources[] = {
 	[0] = {
 		.start		= REALVIEW_PB11MP_ETH_BASE,
 		.end		= REALVIEW_PB11MP_ETH_BASE + SZ_64K - 1,
 		.flags		= IORESOURCE_MEM,
 	},
 	[1] = {
 		.start		= IRQ_TC11MP_ETH,
 		.end		= IRQ_TC11MP_ETH,
 		.flags		= IORESOURCE_IRQ,
 	},
 };

 static struct resource realview_pb11mp_isp1761_resources[] = {
 	[0] = {
 		.start		= REALVIEW_PB11MP_USB_BASE,
 		.end		= REALVIEW_PB11MP_USB_BASE + SZ_128K - 1,
 		.flags		= IORESOURCE_MEM,
 	},
 	[1] = {
 		.start		= IRQ_TC11MP_USB,
 		.end		= IRQ_TC11MP_USB,
 		.flags		= IORESOURCE_IRQ,
 	},
 };

 static struct resource pmu_resources[] = {
 	[0] = {
 		.start		= IRQ_TC11MP_PMU_CPU0,
 		.end		= IRQ_TC11MP_PMU_CPU0,
 		.flags		= IORESOURCE_IRQ,
 	},
 	[1] = {
 		.start		= IRQ_TC11MP_PMU_CPU1,
 		.end		= IRQ_TC11MP_PMU_CPU1,
 		.flags		= IORESOURCE_IRQ,
 	},
 	[2] = {
 		.start		= IRQ_TC11MP_PMU_CPU2,
 		.end		= IRQ_TC11MP_PMU_CPU2,
 		.flags		= IORESOURCE_IRQ,
 	},
 	[3] = {
 		.start		= IRQ_TC11MP_PMU_CPU3,
 		.end		= IRQ_TC11MP_PMU_CPU3,
 		.flags		= IORESOURCE_IRQ,
 	},
 };

 static struct platform_device pmu_device = {
 	.name			= "armv6-pmu",
 	.id			= -1,
 	.num_resources		= ARRAY_SIZE(pmu_resources),
 	.resource		= pmu_resources,
 };

 static void __init gic_init_irq(void)
 {
 	unsigned int pldctrl;

 	/* new irq mode with no DCC */
 	writel(0x0000a05f, __io_address(REALVIEW_SYS_LOCK));
 	pldctrl = readl(__io_address(REALVIEW_SYS_BASE)	+ REALVIEW_PB11MP_SYS_PLD_CTRL1);
 	pldctrl |= 2 << 22;
 	writel(pldctrl, __io_address(REALVIEW_SYS_BASE) + REALVIEW_PB11MP_SYS_PLD_CTRL1);
 	writel(0x00000000, __io_address(REALVIEW_SYS_LOCK));

 	/* ARM11MPCore test chip GIC, primary */
 	gic_init(0, 29, __io_address(REALVIEW_TC11MP_GIC_DIST_BASE),
 		 __io_address(REALVIEW_TC11MP_GIC_CPU_BASE));

 	/* board GIC, secondary */
 	gic_init(1, IRQ_PB11MP_GIC_START,
 		 __io_address(REALVIEW_PB11MP_GIC_DIST_BASE),
 		 __io_address(REALVIEW_PB11MP_GIC_CPU_BASE));
 	gic_cascade_irq(1, IRQ_TC11MP_PB_IRQ1);
 }

 #ifdef CONFIG_HAVE_ARM_TWD
 static DEFINE_TWD_LOCAL_TIMER(twd_local_timer,
 			      REALVIEW_TC11MP_TWD_BASE,
 			      IRQ_LOCALTIMER);

 static void __init realview_pb11mp_twd_init(void)
 {
 	int err = twd_local_timer_register(&twd_local_timer);
 	if (err)
 		pr_err("twd_local_timer_register failed %d\n", err);
 }
 #else
 #define realview_pb11mp_twd_init()	do {} while(0)
 #endif

 static void __init realview_pb11mp_timer_init(void)
 {
 	timer0_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE);
 	timer1_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE) + 0x20;
 	timer2_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE);
 	timer3_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE) + 0x20;

 	realview_clk_init(__io_address(REALVIEW_SYS_BASE), false);
 	realview_timer_init(IRQ_TC11MP_TIMER0_1);
 	realview_pb11mp_twd_init();
 }

 static void realview_pb11mp_restart(enum reboot_mode mode, const char *cmd)
 {
 	void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
 	void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);

 	/*
 	 * To reset, we hit the on-board reset register
 	 * in the system FPGA
 	 */
 	__raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
 	__raw_writel(0x0000, reset_ctrl);
 	__raw_writel(0x0004, reset_ctrl);
 	dsb();
 }

 static void __init realview_pb11mp_init(void)
 {
 	int i;

 #ifdef CONFIG_CACHE_L2X0
 	/*
 	 * The PL220 needs to be manually configured as the hardware
 	 * doesn't report the correct sizes.
 	 * 1MB (128KB/way), 8-way associativity, event monitor and
 	 * parity enabled, ignore share bit, no force write allocate
 	 * Bits:  .... ...0 0111 1001 0000 .... .... ....
 	 */
 	l2x0_init(__io_address(REALVIEW_TC11MP_L220_BASE), 0x00790000, 0xfe000fff);
 #endif

 	realview_flash_register(realview_pb11mp_flash_resource,
 				ARRAY_SIZE(realview_pb11mp_flash_resource));
 	realview_eth_register(NULL, realview_pb11mp_smsc911x_resources);
 	platform_device_register(&realview_i2c_device);
 	platform_device_register(&realview_cf_device);
 	platform_device_register(&realview_leds_device);
 	realview_usb_register(realview_pb11mp_isp1761_resources);
 	platform_device_register(&pmu_device);

 	for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
 		struct amba_device *d = amba_devs[i];
 		amba_device_register(d, &iomem_resource);
 	}
 }

 MACHINE_START(REALVIEW_PB11MP, "ARM-RealView PB11MPCore")
 	/* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
 	.atag_offset	= 0x100,
 	.smp		= smp_ops(realview_smp_ops),
 	.fixup		= realview_fixup,
 	.map_io		= realview_pb11mp_map_io,
 	.init_early	= realview_init_early,
 	.init_irq	= gic_init_irq,
 	.init_time	= realview_pb11mp_timer_init,
 	.init_machine	= realview_pb11mp_init,
 #ifdef CONFIG_ZONE_DMA
 	.dma_zone_size	= SZ_256M,
 #endif
 	.restart	= realview_pb11mp_restart,
 MACHINE_END
	/*
	* linux/arch/arm/mach-realview/realview_pb11mp.c
	*
	* Copyright (C) 2008 ARM Limited
	* Copyright (C) 2000 Deep Blue Solutions Ltd
	*
	* This program is free software; you can redistribute it and/or modify
	* it under the terms of the GNU General Public License as published by
	* the Free Software Foundation; either version 2 of the License, or
	* (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
	*/

	#include <linux/init.h>
	#include <linux/platform_device.h>
	#include <linux/device.h>
	#include <linux/amba/bus.h>
	#include <linux/amba/pl061.h>
	#include <linux/amba/mmci.h>
	#include <linux/amba/pl022.h>
	#include <linux/io.h>
	#include <linux/irqchip/arm-gic.h>
	#include <linux/platform_data/clk-realview.h>
	#include <linux/reboot.h>

	#include <mach/hardware.h>
	#include <asm/irq.h>
	#include <asm/mach-types.h>
	#include <asm/pgtable.h>
	#include <asm/hardware/cache-l2x0.h>
	#include <asm/smp_twd.h>

	#include <asm/mach/arch.h>
	#include <asm/mach/flash.h>
	#include <asm/mach/map.h>
	#include <asm/mach/time.h>

	#include <mach/board-pb11mp.h>
	#include <mach/irqs.h>

	#include "core.h"

	static struct map_desc realview_pb11mp_io_desc[] __initdata = {
	{
	.virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
	.pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_PB11MP_GIC_CPU_BASE),
	.pfn = __phys_to_pfn(REALVIEW_PB11MP_GIC_CPU_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_PB11MP_GIC_DIST_BASE),
	.pfn = __phys_to_pfn(REALVIEW_PB11MP_GIC_DIST_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, { /* Maps the SCU, GIC CPU interface, TWD, GIC DIST */
	.virtual = IO_ADDRESS(REALVIEW_TC11MP_PRIV_MEM_BASE),
	.pfn = __phys_to_pfn(REALVIEW_TC11MP_PRIV_MEM_BASE),
	.length = REALVIEW_TC11MP_PRIV_MEM_SIZE,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
	.pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_PB11MP_TIMER0_1_BASE),
	.pfn = __phys_to_pfn(REALVIEW_PB11MP_TIMER0_1_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_PB11MP_TIMER2_3_BASE),
	.pfn = __phys_to_pfn(REALVIEW_PB11MP_TIMER2_3_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	}, {
	.virtual = IO_ADDRESS(REALVIEW_TC11MP_L220_BASE),
	.pfn = __phys_to_pfn(REALVIEW_TC11MP_L220_BASE),
	.length = SZ_8K,
	.type = MT_DEVICE,
	},
	#ifdef CONFIG_DEBUG_LL
	{
	.virtual = IO_ADDRESS(REALVIEW_PB11MP_UART0_BASE),
	.pfn = __phys_to_pfn(REALVIEW_PB11MP_UART0_BASE),
	.length = SZ_4K,
	.type = MT_DEVICE,
	},
	#endif
	};

	static void __init realview_pb11mp_map_io(void)
	{
	iotable_init(realview_pb11mp_io_desc, ARRAY_SIZE(realview_pb11mp_io_desc));
	}

	static struct pl061_platform_data gpio0_plat_data = {
	.gpio_base = 0,
	};

	static struct pl061_platform_data gpio1_plat_data = {
	.gpio_base = 8,
	};

	static struct pl061_platform_data gpio2_plat_data = {
	.gpio_base = 16,
	};

	static struct pl022_ssp_controller ssp0_plat_data = {
	.bus_id = 0,
	.enable_dma = 0,
	.num_chipselect = 1,
	};

	/*
	* RealView PB11MPCore AMBA devices
	*/

	#define GPIO2_IRQ { IRQ_PB11MP_GPIO2 }
	#define GPIO3_IRQ { IRQ_PB11MP_GPIO3 }
	#define AACI_IRQ { IRQ_TC11MP_AACI }
	#define MMCI0_IRQ { IRQ_TC11MP_MMCI0A, IRQ_TC11MP_MMCI0B }
	#define KMI0_IRQ { IRQ_TC11MP_KMI0 }
	#define KMI1_IRQ { IRQ_TC11MP_KMI1 }
	#define PB11MP_SMC_IRQ { }
	#define MPMC_IRQ { }
	#define PB11MP_CLCD_IRQ { IRQ_PB11MP_CLCD }
	#define DMAC_IRQ { IRQ_PB11MP_DMAC }
	#define SCTL_IRQ { }
	#define PB11MP_WATCHDOG_IRQ { IRQ_PB11MP_WATCHDOG }
	#define PB11MP_GPIO0_IRQ { IRQ_PB11MP_GPIO0 }
	#define GPIO1_IRQ { IRQ_PB11MP_GPIO1 }
	#define PB11MP_RTC_IRQ { IRQ_TC11MP_RTC }
	#define SCI_IRQ { IRQ_PB11MP_SCI }
	#define PB11MP_UART0_IRQ { IRQ_TC11MP_UART0 }
	#define PB11MP_UART1_IRQ { IRQ_TC11MP_UART1 }
	#define PB11MP_UART2_IRQ { IRQ_PB11MP_UART2 }
	#define PB11MP_UART3_IRQ { IRQ_PB11MP_UART3 }
	#define PB11MP_SSP_IRQ { IRQ_PB11MP_SSP }

	/* FPGA Primecells */
	APB_DEVICE(aaci, "fpga:aaci", AACI, NULL);
	APB_DEVICE(mmc0, "fpga:mmc0", MMCI0, &realview_mmc0_plat_data);
	APB_DEVICE(kmi0, "fpga:kmi0", KMI0, NULL);
	APB_DEVICE(kmi1, "fpga:kmi1", KMI1, NULL);
	APB_DEVICE(uart3, "fpga:uart3", PB11MP_UART3, NULL);

	/* DevChip Primecells */
	AHB_DEVICE(smc, "dev:smc", PB11MP_SMC, NULL);
	AHB_DEVICE(sctl, "dev:sctl", SCTL, NULL);
	APB_DEVICE(wdog, "dev:wdog", PB11MP_WATCHDOG, NULL);
	APB_DEVICE(gpio0, "dev:gpio0", PB11MP_GPIO0, &gpio0_plat_data);
	APB_DEVICE(gpio1, "dev:gpio1", GPIO1, &gpio1_plat_data);
	APB_DEVICE(gpio2, "dev:gpio2", GPIO2, &gpio2_plat_data);
	APB_DEVICE(rtc, "dev:rtc", PB11MP_RTC, NULL);
	APB_DEVICE(sci0, "dev:sci0", SCI, NULL);
	APB_DEVICE(uart0, "dev:uart0", PB11MP_UART0, NULL);
	APB_DEVICE(uart1, "dev:uart1", PB11MP_UART1, NULL);
	APB_DEVICE(uart2, "dev:uart2", PB11MP_UART2, NULL);
	APB_DEVICE(ssp0, "dev:ssp0", PB11MP_SSP, &ssp0_plat_data);

	/* Primecells on the NEC ISSP chip */
	AHB_DEVICE(clcd, "issp:clcd", PB11MP_CLCD, &clcd_plat_data);
	AHB_DEVICE(dmac, "issp:dmac", DMAC, NULL);

	static struct amba_device *amba_devs[] __initdata = {
	&dmac_device,
	&uart0_device,
	&uart1_device,
	&uart2_device,
	&uart3_device,
	&smc_device,
	&clcd_device,
	&sctl_device,
	&wdog_device,
	&gpio0_device,
	&gpio1_device,
	&gpio2_device,
	&rtc_device,
	&sci0_device,
	&ssp0_device,
	&aaci_device,
	&mmc0_device,
	&kmi0_device,
	&kmi1_device,
	};

	/*
	* RealView PB11MPCore platform devices
	*/
	static struct resource realview_pb11mp_flash_resource[] = {
	[0] = {
	.start = REALVIEW_PB11MP_FLASH0_BASE,
	.end = REALVIEW_PB11MP_FLASH0_BASE + REALVIEW_PB11MP_FLASH0_SIZE - 1,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = REALVIEW_PB11MP_FLASH1_BASE,
	.end = REALVIEW_PB11MP_FLASH1_BASE + REALVIEW_PB11MP_FLASH1_SIZE - 1,
	.flags = IORESOURCE_MEM,
	},
	};

	static struct resource realview_pb11mp_smsc911x_resources[] = {
	[0] = {
	.start = REALVIEW_PB11MP_ETH_BASE,
	.end = REALVIEW_PB11MP_ETH_BASE + SZ_64K - 1,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = IRQ_TC11MP_ETH,
	.end = IRQ_TC11MP_ETH,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct resource realview_pb11mp_isp1761_resources[] = {
	[0] = {
	.start = REALVIEW_PB11MP_USB_BASE,
	.end = REALVIEW_PB11MP_USB_BASE + SZ_128K - 1,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = IRQ_TC11MP_USB,
	.end = IRQ_TC11MP_USB,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct resource pmu_resources[] = {
	[0] = {
	.start = IRQ_TC11MP_PMU_CPU0,
	.end = IRQ_TC11MP_PMU_CPU0,
	.flags = IORESOURCE_IRQ,
	},
	[1] = {
	.start = IRQ_TC11MP_PMU_CPU1,
	.end = IRQ_TC11MP_PMU_CPU1,
	.flags = IORESOURCE_IRQ,
	},
	[2] = {
	.start = IRQ_TC11MP_PMU_CPU2,
	.end = IRQ_TC11MP_PMU_CPU2,
	.flags = IORESOURCE_IRQ,
	},
	[3] = {
	.start = IRQ_TC11MP_PMU_CPU3,
	.end = IRQ_TC11MP_PMU_CPU3,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct platform_device pmu_device = {
	.name = "armv6-pmu",
	.id = -1,
	.num_resources = ARRAY_SIZE(pmu_resources),
	.resource = pmu_resources,
	};

	static void __init gic_init_irq(void)
	{
	unsigned int pldctrl;

	/* new irq mode with no DCC */
	writel(0x0000a05f, __io_address(REALVIEW_SYS_LOCK));
	pldctrl = readl(__io_address(REALVIEW_SYS_BASE) + REALVIEW_PB11MP_SYS_PLD_CTRL1);
	pldctrl \|= 2 << 22;
	writel(pldctrl, __io_address(REALVIEW_SYS_BASE) + REALVIEW_PB11MP_SYS_PLD_CTRL1);
	writel(0x00000000, __io_address(REALVIEW_SYS_LOCK));

	/* ARM11MPCore test chip GIC, primary */
	gic_init(0, 29, __io_address(REALVIEW_TC11MP_GIC_DIST_BASE),
	__io_address(REALVIEW_TC11MP_GIC_CPU_BASE));

	/* board GIC, secondary */
	gic_init(1, IRQ_PB11MP_GIC_START,
	__io_address(REALVIEW_PB11MP_GIC_DIST_BASE),
	__io_address(REALVIEW_PB11MP_GIC_CPU_BASE));
	gic_cascade_irq(1, IRQ_TC11MP_PB_IRQ1);
	}

	#ifdef CONFIG_HAVE_ARM_TWD
	static DEFINE_TWD_LOCAL_TIMER(twd_local_timer,
	REALVIEW_TC11MP_TWD_BASE,
	IRQ_LOCALTIMER);

	static void __init realview_pb11mp_twd_init(void)
	{
	int err = twd_local_timer_register(&twd_local_timer);
	if (err)
	pr_err("twd_local_timer_register failed %d\n", err);
	}
	#else
	#define realview_pb11mp_twd_init() do {} while(0)
	#endif

	static void __init realview_pb11mp_timer_init(void)
	{
	timer0_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE);
	timer1_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE) + 0x20;
	timer2_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE);
	timer3_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE) + 0x20;

	realview_clk_init(__io_address(REALVIEW_SYS_BASE), false);
	realview_timer_init(IRQ_TC11MP_TIMER0_1);
	realview_pb11mp_twd_init();
	}

	static void realview_pb11mp_restart(enum reboot_mode mode, const char *cmd)
	{
	void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
	void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);

	/*
	* To reset, we hit the on-board reset register
	* in the system FPGA
	*/
	__raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
	__raw_writel(0x0000, reset_ctrl);
	__raw_writel(0x0004, reset_ctrl);
	dsb();
	}

	static void __init realview_pb11mp_init(void)
	{
	int i;

	#ifdef CONFIG_CACHE_L2X0
	/*
	* The PL220 needs to be manually configured as the hardware
	* doesn't report the correct sizes.
	* 1MB (128KB/way), 8-way associativity, event monitor and
	* parity enabled, ignore share bit, no force write allocate
	* Bits: .... ...0 0111 1001 0000 .... .... ....
	*/
	l2x0_init(__io_address(REALVIEW_TC11MP_L220_BASE), 0x00790000, 0xfe000fff);
	#endif

	realview_flash_register(realview_pb11mp_flash_resource,
	ARRAY_SIZE(realview_pb11mp_flash_resource));
	realview_eth_register(NULL, realview_pb11mp_smsc911x_resources);
	platform_device_register(&realview_i2c_device);
	platform_device_register(&realview_cf_device);
	platform_device_register(&realview_leds_device);
	realview_usb_register(realview_pb11mp_isp1761_resources);
	platform_device_register(&pmu_device);

	for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
	struct amba_device *d = amba_devs[i];
	amba_device_register(d, &iomem_resource);
	}
	}

	MACHINE_START(REALVIEW_PB11MP, "ARM-RealView PB11MPCore")
	/* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
	.atag_offset = 0x100,
	.smp = smp_ops(realview_smp_ops),
	.fixup = realview_fixup,
	.map_io = realview_pb11mp_map_io,
	.init_early = realview_init_early,
	.init_irq = gic_init_irq,
	.init_time = realview_pb11mp_timer_init,
	.init_machine = realview_pb11mp_init,
	#ifdef CONFIG_ZONE_DMA
	.dma_zone_size = SZ_256M,
	#endif
	.restart = realview_pb11mp_restart,
	MACHINE_END