blob: f6da3e598f917f21ae8c9a56e7f22b8b47f95495 [file] [log] [blame]
/*
* (C) Copyright 2003
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
*
* This file is based on mpc4200fec.h
* (C) Copyright Motorola, Inc., 2000
*
* odin ethernet header file
*/
#ifndef __MPC5XXX_FEC_H
#define __MPC5XXX_FEC_H
typedef struct ethernet_register_set {
/* [10:2]addr = 00 */
/* Control and status Registers (offset 000-1FF) */
volatile uint32_t fec_id; /* MBAR_ETH + 0x000 */
volatile uint32_t ievent; /* MBAR_ETH + 0x004 */
volatile uint32_t imask; /* MBAR_ETH + 0x008 */
volatile uint32_t RES0[1]; /* MBAR_ETH + 0x00C */
volatile uint32_t r_des_active; /* MBAR_ETH + 0x010 */
volatile uint32_t x_des_active; /* MBAR_ETH + 0x014 */
volatile uint32_t r_des_active_cl; /* MBAR_ETH + 0x018 */
volatile uint32_t x_des_active_cl; /* MBAR_ETH + 0x01C */
volatile uint32_t ivent_set; /* MBAR_ETH + 0x020 */
volatile uint32_t ecntrl; /* MBAR_ETH + 0x024 */
volatile uint32_t RES1[6]; /* MBAR_ETH + 0x028-03C */
volatile uint32_t mii_data; /* MBAR_ETH + 0x040 */
volatile uint32_t mii_speed; /* MBAR_ETH + 0x044 */
volatile uint32_t mii_status; /* MBAR_ETH + 0x048 */
volatile uint32_t RES2[5]; /* MBAR_ETH + 0x04C-05C */
volatile uint32_t mib_data; /* MBAR_ETH + 0x060 */
volatile uint32_t mib_control; /* MBAR_ETH + 0x064 */
volatile uint32_t RES3[6]; /* MBAR_ETH + 0x068-7C */
volatile uint32_t r_activate; /* MBAR_ETH + 0x080 */
volatile uint32_t r_cntrl; /* MBAR_ETH + 0x084 */
volatile uint32_t r_hash; /* MBAR_ETH + 0x088 */
volatile uint32_t r_data; /* MBAR_ETH + 0x08C */
volatile uint32_t ar_done; /* MBAR_ETH + 0x090 */
volatile uint32_t r_test; /* MBAR_ETH + 0x094 */
volatile uint32_t r_mib; /* MBAR_ETH + 0x098 */
volatile uint32_t r_da_low; /* MBAR_ETH + 0x09C */
volatile uint32_t r_da_high; /* MBAR_ETH + 0x0A0 */
volatile uint32_t RES4[7]; /* MBAR_ETH + 0x0A4-0BC */
volatile uint32_t x_activate; /* MBAR_ETH + 0x0C0 */
volatile uint32_t x_cntrl; /* MBAR_ETH + 0x0C4 */
volatile uint32_t backoff; /* MBAR_ETH + 0x0C8 */
volatile uint32_t x_data; /* MBAR_ETH + 0x0CC */
volatile uint32_t x_status; /* MBAR_ETH + 0x0D0 */
volatile uint32_t x_mib; /* MBAR_ETH + 0x0D4 */
volatile uint32_t x_test; /* MBAR_ETH + 0x0D8 */
volatile uint32_t fdxfc_da1; /* MBAR_ETH + 0x0DC */
volatile uint32_t fdxfc_da2; /* MBAR_ETH + 0x0E0 */
volatile uint32_t paddr1; /* MBAR_ETH + 0x0E4 */
volatile uint32_t paddr2; /* MBAR_ETH + 0x0E8 */
volatile uint32_t op_pause; /* MBAR_ETH + 0x0EC */
volatile uint32_t RES5[4]; /* MBAR_ETH + 0x0F0-0FC */
volatile uint32_t instr_reg; /* MBAR_ETH + 0x100 */
volatile uint32_t context_reg; /* MBAR_ETH + 0x104 */
volatile uint32_t test_cntrl; /* MBAR_ETH + 0x108 */
volatile uint32_t acc_reg; /* MBAR_ETH + 0x10C */
volatile uint32_t ones; /* MBAR_ETH + 0x110 */
volatile uint32_t zeros; /* MBAR_ETH + 0x114 */
volatile uint32_t iaddr1; /* MBAR_ETH + 0x118 */
volatile uint32_t iaddr2; /* MBAR_ETH + 0x11C */
volatile uint32_t gaddr1; /* MBAR_ETH + 0x120 */
volatile uint32_t gaddr2; /* MBAR_ETH + 0x124 */
volatile uint32_t random; /* MBAR_ETH + 0x128 */
volatile uint32_t rand1; /* MBAR_ETH + 0x12C */
volatile uint32_t tmp; /* MBAR_ETH + 0x130 */
volatile uint32_t RES6[3]; /* MBAR_ETH + 0x134-13C */
volatile uint32_t fifo_id; /* MBAR_ETH + 0x140 */
volatile uint32_t x_wmrk; /* MBAR_ETH + 0x144 */
volatile uint32_t fcntrl; /* MBAR_ETH + 0x148 */
volatile uint32_t r_bound; /* MBAR_ETH + 0x14C */
volatile uint32_t r_fstart; /* MBAR_ETH + 0x150 */
volatile uint32_t r_count; /* MBAR_ETH + 0x154 */
volatile uint32_t r_lag; /* MBAR_ETH + 0x158 */
volatile uint32_t r_read; /* MBAR_ETH + 0x15C */
volatile uint32_t r_write; /* MBAR_ETH + 0x160 */
volatile uint32_t x_count; /* MBAR_ETH + 0x164 */
volatile uint32_t x_lag; /* MBAR_ETH + 0x168 */
volatile uint32_t x_retry; /* MBAR_ETH + 0x16C */
volatile uint32_t x_write; /* MBAR_ETH + 0x170 */
volatile uint32_t x_read; /* MBAR_ETH + 0x174 */
volatile uint32_t RES7[2]; /* MBAR_ETH + 0x178-17C */
volatile uint32_t fm_cntrl; /* MBAR_ETH + 0x180 */
volatile uint32_t rfifo_data; /* MBAR_ETH + 0x184 */
volatile uint32_t rfifo_status; /* MBAR_ETH + 0x188 */
volatile uint32_t rfifo_cntrl; /* MBAR_ETH + 0x18C */
volatile uint32_t rfifo_lrf_ptr; /* MBAR_ETH + 0x190 */
volatile uint32_t rfifo_lwf_ptr; /* MBAR_ETH + 0x194 */
volatile uint32_t rfifo_alarm; /* MBAR_ETH + 0x198 */
volatile uint32_t rfifo_rdptr; /* MBAR_ETH + 0x19C */
volatile uint32_t rfifo_wrptr; /* MBAR_ETH + 0x1A0 */
volatile uint32_t tfifo_data; /* MBAR_ETH + 0x1A4 */
volatile uint32_t tfifo_status; /* MBAR_ETH + 0x1A8 */
volatile uint32_t tfifo_cntrl; /* MBAR_ETH + 0x1AC */
volatile uint32_t tfifo_lrf_ptr; /* MBAR_ETH + 0x1B0 */
volatile uint32_t tfifo_lwf_ptr; /* MBAR_ETH + 0x1B4 */
volatile uint32_t tfifo_alarm; /* MBAR_ETH + 0x1B8 */
volatile uint32_t tfifo_rdptr; /* MBAR_ETH + 0x1BC */
volatile uint32_t tfifo_wrptr; /* MBAR_ETH + 0x1C0 */
volatile uint32_t reset_cntrl; /* MBAR_ETH + 0x1C4 */
volatile uint32_t xmit_fsm; /* MBAR_ETH + 0x1C8 */
volatile uint32_t RES8[3]; /* MBAR_ETH + 0x1CC-1D4 */
volatile uint32_t rdes_data0; /* MBAR_ETH + 0x1D8 */
volatile uint32_t rdes_data1; /* MBAR_ETH + 0x1DC */
volatile uint32_t r_length; /* MBAR_ETH + 0x1E0 */
volatile uint32_t x_length; /* MBAR_ETH + 0x1E4 */
volatile uint32_t x_addr; /* MBAR_ETH + 0x1E8 */
volatile uint32_t cdes_data; /* MBAR_ETH + 0x1EC */
volatile uint32_t status; /* MBAR_ETH + 0x1F0 */
volatile uint32_t dma_control; /* MBAR_ETH + 0x1F4 */
volatile uint32_t des_cmnd; /* MBAR_ETH + 0x1F8 */
volatile uint32_t data; /* MBAR_ETH + 0x1FC */
/* MIB COUNTERS (Offset 200-2FF) */
volatile uint32_t rmon_t_drop; /* MBAR_ETH + 0x200 */
volatile uint32_t rmon_t_packets; /* MBAR_ETH + 0x204 */
volatile uint32_t rmon_t_bc_pkt; /* MBAR_ETH + 0x208 */
volatile uint32_t rmon_t_mc_pkt; /* MBAR_ETH + 0x20C */
volatile uint32_t rmon_t_crc_align; /* MBAR_ETH + 0x210 */
volatile uint32_t rmon_t_undersize; /* MBAR_ETH + 0x214 */
volatile uint32_t rmon_t_oversize; /* MBAR_ETH + 0x218 */
volatile uint32_t rmon_t_frag; /* MBAR_ETH + 0x21C */
volatile uint32_t rmon_t_jab; /* MBAR_ETH + 0x220 */
volatile uint32_t rmon_t_col; /* MBAR_ETH + 0x224 */
volatile uint32_t rmon_t_p64; /* MBAR_ETH + 0x228 */
volatile uint32_t rmon_t_p65to127; /* MBAR_ETH + 0x22C */
volatile uint32_t rmon_t_p128to255; /* MBAR_ETH + 0x230 */
volatile uint32_t rmon_t_p256to511; /* MBAR_ETH + 0x234 */
volatile uint32_t rmon_t_p512to1023; /* MBAR_ETH + 0x238 */
volatile uint32_t rmon_t_p1024to2047; /* MBAR_ETH + 0x23C */
volatile uint32_t rmon_t_p_gte2048; /* MBAR_ETH + 0x240 */
volatile uint32_t rmon_t_octets; /* MBAR_ETH + 0x244 */
volatile uint32_t ieee_t_drop; /* MBAR_ETH + 0x248 */
volatile uint32_t ieee_t_frame_ok; /* MBAR_ETH + 0x24C */
volatile uint32_t ieee_t_1col; /* MBAR_ETH + 0x250 */
volatile uint32_t ieee_t_mcol; /* MBAR_ETH + 0x254 */
volatile uint32_t ieee_t_def; /* MBAR_ETH + 0x258 */
volatile uint32_t ieee_t_lcol; /* MBAR_ETH + 0x25C */
volatile uint32_t ieee_t_excol; /* MBAR_ETH + 0x260 */
volatile uint32_t ieee_t_macerr; /* MBAR_ETH + 0x264 */
volatile uint32_t ieee_t_cserr; /* MBAR_ETH + 0x268 */
volatile uint32_t ieee_t_sqe; /* MBAR_ETH + 0x26C */
volatile uint32_t t_fdxfc; /* MBAR_ETH + 0x270 */
volatile uint32_t ieee_t_octets_ok; /* MBAR_ETH + 0x274 */
volatile uint32_t RES9[2]; /* MBAR_ETH + 0x278-27C */
volatile uint32_t rmon_r_drop; /* MBAR_ETH + 0x280 */
volatile uint32_t rmon_r_packets; /* MBAR_ETH + 0x284 */
volatile uint32_t rmon_r_bc_pkt; /* MBAR_ETH + 0x288 */
volatile uint32_t rmon_r_mc_pkt; /* MBAR_ETH + 0x28C */
volatile uint32_t rmon_r_crc_align; /* MBAR_ETH + 0x290 */
volatile uint32_t rmon_r_undersize; /* MBAR_ETH + 0x294 */
volatile uint32_t rmon_r_oversize; /* MBAR_ETH + 0x298 */
volatile uint32_t rmon_r_frag; /* MBAR_ETH + 0x29C */
volatile uint32_t rmon_r_jab; /* MBAR_ETH + 0x2A0 */
volatile uint32_t rmon_r_resvd_0; /* MBAR_ETH + 0x2A4 */
volatile uint32_t rmon_r_p64; /* MBAR_ETH + 0x2A8 */
volatile uint32_t rmon_r_p65to127; /* MBAR_ETH + 0x2AC */
volatile uint32_t rmon_r_p128to255; /* MBAR_ETH + 0x2B0 */
volatile uint32_t rmon_r_p256to511; /* MBAR_ETH + 0x2B4 */
volatile uint32_t rmon_r_p512to1023; /* MBAR_ETH + 0x2B8 */
volatile uint32_t rmon_r_p1024to2047; /* MBAR_ETH + 0x2BC */
volatile uint32_t rmon_r_p_gte2048; /* MBAR_ETH + 0x2C0 */
volatile uint32_t rmon_r_octets; /* MBAR_ETH + 0x2C4 */
volatile uint32_t ieee_r_drop; /* MBAR_ETH + 0x2C8 */
volatile uint32_t ieee_r_frame_ok; /* MBAR_ETH + 0x2CC */
volatile uint32_t ieee_r_crc; /* MBAR_ETH + 0x2D0 */
volatile uint32_t ieee_r_align; /* MBAR_ETH + 0x2D4 */
volatile uint32_t r_macerr; /* MBAR_ETH + 0x2D8 */
volatile uint32_t r_fdxfc; /* MBAR_ETH + 0x2DC */
volatile uint32_t ieee_r_octets_ok; /* MBAR_ETH + 0x2E0 */
volatile uint32_t RES10[6]; /* MBAR_ETH + 0x2E4-2FC */
volatile uint32_t RES11[64]; /* MBAR_ETH + 0x300-3FF */
} ethernet_regs;
#define FEC_IEVENT_HBERR 0x80000000
#define FEC_IEVENT_BABR 0x40000000
#define FEC_IEVENT_BABT 0x20000000
#define FEC_IEVENT_GRA 0x10000000
#define FEC_IEVENT_TFINT 0x08000000
#define FEC_IEVENT_MII 0x00800000
#define FEC_IEVENT_LATE_COL 0x00200000
#define FEC_IEVENT_COL_RETRY_LIM 0x00100000
#define FEC_IEVENT_XFIFO_UN 0x00080000
#define FEC_IEVENT_XFIFO_ERROR 0x00040000
#define FEC_IEVENT_RFIFO_ERROR 0x00020000
#define FEC_IMASK_HBERR 0x80000000
#define FEC_IMASK_BABR 0x40000000
#define FEC_IMASK_BABT 0x20000000
#define FEC_IMASK_GRA 0x10000000
#define FEC_IMASK_MII 0x00800000
#define FEC_IMASK_LATE_COL 0x00200000
#define FEC_IMASK_COL_RETRY_LIM 0x00100000
#define FEC_IMASK_XFIFO_UN 0x00080000
#define FEC_IMASK_XFIFO_ERROR 0x00040000
#define FEC_IMASK_RFIFO_ERROR 0x00020000
#define FEC_RCNTRL_MAX_FL_SHIFT 16
#define FEC_RCNTRL_LOOP 0x01
#define FEC_RCNTRL_DRT 0x02
#define FEC_RCNTRL_MII_MODE 0x04
#define FEC_RCNTRL_PROM 0x08
#define FEC_RCNTRL_BC_REJ 0x10
#define FEC_RCNTRL_FCE 0x20
#define FEC_TCNTRL_GTS 0x00000001
#define FEC_TCNTRL_HBC 0x00000002
#define FEC_TCNTRL_FDEN 0x00000004
#define FEC_TCNTRL_TFC_PAUSE 0x00000008
#define FEC_TCNTRL_RFC_PAUSE 0x00000010
#define FEC_ECNTRL_RESET 0x00000001
#define FEC_ECNTRL_ETHER_EN 0x00000002
/* Receive & Transmit Buffer Descriptor definitions */
typedef struct BufferDescriptor {
uint16_t status;
uint16_t dataLength;
uint32_t dataPointer;
} FEC_RBD;
typedef struct {
uint16_t status;
uint16_t dataLength;
uint32_t dataPointer;
} FEC_TBD;
/* private structure */
typedef struct {
ethernet_regs *eth;
xceiver_type xcv_type; /* transceiver type */
FEC_RBD *rbdBase; /* RBD ring */
FEC_TBD *tbdBase; /* TBD ring */
uint16_t rbdIndex; /* next receive BD to read */
uint16_t tbdIndex; /* next transmit BD to send */
uint16_t usedTbdIndex; /* next transmit BD to clean */
uint16_t cleanTbdNum; /* the number of available transmit BDs */
struct mii_device miidev;
} mpc5xxx_fec_priv;
/* Ethernet parameter area */
#define FEC_TBD_BASE (FEC_PARAM_BASE + 0x00)
#define FEC_TBD_NEXT (FEC_PARAM_BASE + 0x04)
#define FEC_RBD_BASE (FEC_PARAM_BASE + 0x08)
#define FEC_RBD_NEXT (FEC_PARAM_BASE + 0x0c)
/* BD Numer definitions */
#define FEC_TBD_NUM 48 /* The user can adjust this value */
#define FEC_RBD_NUM 32 /* The user can adjust this value */
/* packet size limit */
#define FEC_MAX_PKT_SIZE 1536
/* RBD bits definitions */
#define FEC_RBD_EMPTY 0x8000 /* Buffer is empty */
#define FEC_RBD_WRAP 0x2000 /* Last BD in ring */
#define FEC_RBD_INT 0x1000 /* Interrupt */
#define FEC_RBD_LAST 0x0800 /* Buffer is last in frame(useless) */
#define FEC_RBD_MISS 0x0100 /* Miss bit for prom mode */
#define FEC_RBD_BC 0x0080 /* The received frame is broadcast frame */
#define FEC_RBD_MC 0x0040 /* The received frame is multicast frame */
#define FEC_RBD_LG 0x0020 /* Frame length violation */
#define FEC_RBD_NO 0x0010 /* Nonoctet align frame */
#define FEC_RBD_SH 0x0008 /* Short frame */
#define FEC_RBD_CR 0x0004 /* CRC error */
#define FEC_RBD_OV 0x0002 /* Receive FIFO overrun */
#define FEC_RBD_TR 0x0001 /* Frame is truncated */
#define FEC_RBD_ERR (FEC_RBD_LG | FEC_RBD_NO | FEC_RBD_CR | \
FEC_RBD_OV | FEC_RBD_TR)
/* TBD bits definitions */
#define FEC_TBD_READY 0x8000 /* Buffer is ready */
#define FEC_TBD_WRAP 0x2000 /* Last BD in ring */
#define FEC_TBD_INT 0x1000 /* Interrupt */
#define FEC_TBD_LAST 0x0800 /* Buffer is last in frame */
#define FEC_TBD_TC 0x0400 /* Transmit the CRC */
#define FEC_TBD_ABC 0x0200 /* Append bad CRC */
/* MII-related definitios */
#define FEC_MII_DATA_ST 0x40000000 /* Start of frame delimiter */
#define FEC_MII_DATA_OP_RD 0x20000000 /* Perform a read operation */
#define FEC_MII_DATA_OP_WR 0x10000000 /* Perform a write operation */
#define FEC_MII_DATA_PA_MSK 0x0f800000 /* PHY Address field mask */
#define FEC_MII_DATA_RA_MSK 0x007c0000 /* PHY Register field mask */
#define FEC_MII_DATA_TA 0x00020000 /* Turnaround */
#define FEC_MII_DATA_DATAMSK 0x0000ffff /* PHY data field */
#define FEC_MII_DATA_RA_SHIFT 18 /* MII Register address bits */
#define FEC_MII_DATA_PA_SHIFT 23 /* MII PHY address bits */
#endif /* __MPC5XXX_FEC_H */