board/pcs440ep/pcs440ep.c - uboot/mindspeed - Git at Google

 /*
  * (C) Copyright 2006
  * Stefan Roese, DENX Software Engineering, sr@denx.de.
  *
  * See file CREDITS for list of people who contributed to this
  * project.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as
  * published by the Free Software Foundation; either version 2 of
  * the License, or (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 #include <common.h>
 #include <ppc4xx.h>
 #include <asm/processor.h>
 #include <spd_sdram.h>

 DECLARE_GLOBAL_DATA_PTR;

 extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS]; /* info for FLASH chips	*/

 static void set_leds(int val)
 {
 	unsigned char led[16] = {0x0, 0x8, 0x4, 0xc, 0x2, 0xa, 0x6, 0xe,
 				 0x1, 0x9, 0x5, 0xd, 0x3, 0xb, 0x7, 0xf};
 	out32(GPIO0_OR, (in32(GPIO0_OR) & ~0x78000000) | (led[val] << 27));
 }

 int board_early_init_f(void)
 {
 	register uint reg;

 	set_leds(0);			/* display boot info counter */

 	/*--------------------------------------------------------------------
 	 * Setup the external bus controller/chip selects
 	 *-------------------------------------------------------------------*/
 	mtdcr(ebccfga, xbcfg);
 	reg = mfdcr(ebccfgd);
 	mtdcr(ebccfgd, reg | 0x04000000);	/* Set ATC */

 	/*--------------------------------------------------------------------
 	 * GPIO's are alreay setup in cpu/ppc4xx/cpu_init.c
 	 * via define from board config file.
 	 *-------------------------------------------------------------------*/

 	/*--------------------------------------------------------------------
 	 * Setup the interrupt controller polarities, triggers, etc.
 	 *-------------------------------------------------------------------*/
 	mtdcr(uic0sr, 0xffffffff);	/* clear all */
 	mtdcr(uic0er, 0x00000000);	/* disable all */
 	mtdcr(uic0cr, 0x00000001);	/* UIC1 crit is critical */
 	mtdcr(uic0pr, 0xfffffe1f);	/* per ref-board manual */
 	mtdcr(uic0tr, 0x01c00000);	/* per ref-board manual */
 	mtdcr(uic0vr, 0x00000001);	/* int31 highest, base=0x000 */
 	mtdcr(uic0sr, 0xffffffff);	/* clear all */

 	mtdcr(uic1sr, 0xffffffff);	/* clear all */
 	mtdcr(uic1er, 0x00000000);	/* disable all */
 	mtdcr(uic1cr, 0x00000000);	/* all non-critical */
 	mtdcr(uic1pr, 0xffffe0ff);	/* per ref-board manual */
 	mtdcr(uic1tr, 0x00ffc000);	/* per ref-board manual */
 	mtdcr(uic1vr, 0x00000001);	/* int31 highest, base=0x000 */
 	mtdcr(uic1sr, 0xffffffff);	/* clear all */

 	/*--------------------------------------------------------------------
 	 * Setup other serial configuration
 	 *-------------------------------------------------------------------*/
 	mfsdr(sdr_pci0, reg);
 	mtsdr(sdr_pci0, 0x80000000 | reg);	/* PCI arbiter enabled */
 	mtsdr(sdr_pfc0, 0x00000100);	/* Pin function: enable GPIO49-63 */
 	mtsdr(sdr_pfc1, 0x00048000);	/* Pin function: UART0 has 4 pins, select IRQ5 */

 	return 0;
 }

 int misc_init_r (void)
 {
 	uint pbcr;
 	int size_val = 0;

 	/* Re-do sizing to get full correct info */
 	mtdcr(ebccfga, pb0cr);
 	pbcr = mfdcr(ebccfgd);
 	switch (gd->bd->bi_flashsize) {
 	case 1 << 20:
 		size_val = 0;
 		break;
 	case 2 << 20:
 		size_val = 1;
 		break;
 	case 4 << 20:
 		size_val = 2;
 		break;
 	case 8 << 20:
 		size_val = 3;
 		break;
 	case 16 << 20:
 		size_val = 4;
 		break;
 	case 32 << 20:
 		size_val = 5;
 		break;
 	case 64 << 20:
 		size_val = 6;
 		break;
 	case 128 << 20:
 		size_val = 7;
 		break;
 	}
 	pbcr = (pbcr & 0x0001ffff) | gd->bd->bi_flashstart | (size_val << 17);
 	mtdcr(ebccfga, pb0cr);
 	mtdcr(ebccfgd, pbcr);

 	/* adjust flash start and offset */
 	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
 	gd->bd->bi_flashoffset = 0;

 	/* Monitor protection ON by default */
 	(void)flash_protect(FLAG_PROTECT_SET,
 			    -CFG_MONITOR_LEN,
 			    0xffffffff,
 			    &flash_info[1]);

 	/* Env protection ON by default */
 	(void)flash_protect(FLAG_PROTECT_SET,
 			    CFG_ENV_ADDR_REDUND,
 			    CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
 			    &flash_info[1]);

 	return 0;
 }

 int checkboard(void)
 {
 	char *s = getenv("serial#");

 	printf("Board: PCS440EP");
 	if (s != NULL) {
 		puts(", serial# ");
 		puts(s);
 	}
 	putc('\n');

 	return (0);
 }

 long int initdram (int board_type)
 {
 	long dram_size = 0;

 	set_leds(1);			/* display boot info counter */
 	dram_size = spd_sdram();
 	set_leds(2);			/* display boot info counter */

 	return dram_size;
 }

 #if defined(CFG_DRAM_TEST)
 int testdram(void)
 {
 	unsigned long *mem = (unsigned long *)0;
 	const unsigned long kend = (1024 / sizeof(unsigned long));
 	unsigned long k, n;

 	mtmsr(0);

 	for (k = 0; k < CFG_KBYTES_SDRAM;
 	     ++k, mem += (1024 / sizeof(unsigned long))) {
 		if ((k & 1023) == 0) {
 			printf("%3d MB\r", k / 1024);
 		}

 		memset(mem, 0xaaaaaaaa, 1024);
 		for (n = 0; n < kend; ++n) {
 			if (mem[n] != 0xaaaaaaaa) {
 				printf("SDRAM test fails at: %08x\n",
 				       (uint) & mem[n]);
 				return 1;
 			}
 		}

 		memset(mem, 0x55555555, 1024);
 		for (n = 0; n < kend; ++n) {
 			if (mem[n] != 0x55555555) {
 				printf("SDRAM test fails at: %08x\n",
 				       (uint) & mem[n]);
 				return 1;
 			}
 		}
 	}
 	printf("SDRAM test passes\n");
 	return 0;
 }
 #endif

 /*************************************************************************
  *  pci_pre_init
  *
  *  This routine is called just prior to registering the hose and gives
  *  the board the opportunity to check things. Returning a value of zero
  *  indicates that things are bad & PCI initialization should be aborted.
  *
  *	Different boards may wish to customize the pci controller structure
  *	(add regions, override default access routines, etc) or perform
  *	certain pre-initialization actions.
  *
  ************************************************************************/
 #if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
 int pci_pre_init(struct pci_controller *hose)
 {
 	unsigned long addr;

 	/*-------------------------------------------------------------------------+
 	  | Set priority for all PLB3 devices to 0.
 	  | Set PLB3 arbiter to fair mode.
 	  +-------------------------------------------------------------------------*/
 	mfsdr(sdr_amp1, addr);
 	mtsdr(sdr_amp1, (addr & 0x000000FF) | 0x0000FF00);
 	addr = mfdcr(plb3_acr);
 	mtdcr(plb3_acr, addr | 0x80000000);

 	/*-------------------------------------------------------------------------+
 	  | Set priority for all PLB4 devices to 0.
 	  +-------------------------------------------------------------------------*/
 	mfsdr(sdr_amp0, addr);
 	mtsdr(sdr_amp0, (addr & 0x000000FF) | 0x0000FF00);
 	addr = mfdcr(plb4_acr) | 0xa0000000;	/* Was 0x8---- */
 	mtdcr(plb4_acr, addr);

 	/*-------------------------------------------------------------------------+
 	  | Set Nebula PLB4 arbiter to fair mode.
 	  +-------------------------------------------------------------------------*/
 	/* Segment0 */
 	addr = (mfdcr(plb0_acr) & ~plb0_acr_ppm_mask) | plb0_acr_ppm_fair;
 	addr = (addr & ~plb0_acr_hbu_mask) | plb0_acr_hbu_enabled;
 	addr = (addr & ~plb0_acr_rdp_mask) | plb0_acr_rdp_4deep;
 	addr = (addr & ~plb0_acr_wrp_mask) | plb0_acr_wrp_2deep;
 	mtdcr(plb0_acr, addr);

 	/* Segment1 */
 	addr = (mfdcr(plb1_acr) & ~plb1_acr_ppm_mask) | plb1_acr_ppm_fair;
 	addr = (addr & ~plb1_acr_hbu_mask) | plb1_acr_hbu_enabled;
 	addr = (addr & ~plb1_acr_rdp_mask) | plb1_acr_rdp_4deep;
 	addr = (addr & ~plb1_acr_wrp_mask) | plb1_acr_wrp_2deep;
 	mtdcr(plb1_acr, addr);

 	return 1;
 }
 #endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */

 /*************************************************************************
  *  pci_target_init
  *
  *	The bootstrap configuration provides default settings for the pci
  *	inbound map (PIM). But the bootstrap config choices are limited and
  *	may not be sufficient for a given board.
  *
  ************************************************************************/
 #if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
 void pci_target_init(struct pci_controller *hose)
 {
 	/*--------------------------------------------------------------------------+
 	 * Set up Direct MMIO registers
 	 *--------------------------------------------------------------------------*/
 	/*--------------------------------------------------------------------------+
 	  | PowerPC440 EP PCI Master configuration.
 	  | Map one 1Gig range of PLB/processor addresses to PCI memory space.
 	  |   PLB address 0xA0000000-0xDFFFFFFF ==> PCI address 0xA0000000-0xDFFFFFFF
 	  |   Use byte reversed out routines to handle endianess.
 	  | Make this region non-prefetchable.
 	  +--------------------------------------------------------------------------*/
 	out32r(PCIX0_PMM0MA, 0x00000000);	/* PMM0 Mask/Attribute - disabled b4 setting */
 	out32r(PCIX0_PMM0LA, CFG_PCI_MEMBASE);	/* PMM0 Local Address */
 	out32r(PCIX0_PMM0PCILA, CFG_PCI_MEMBASE);	/* PMM0 PCI Low Address */
 	out32r(PCIX0_PMM0PCIHA, 0x00000000);	/* PMM0 PCI High Address */
 	out32r(PCIX0_PMM0MA, 0xE0000001);	/* 512M + No prefetching, and enable region */

 	out32r(PCIX0_PMM1MA, 0x00000000);	/* PMM0 Mask/Attribute - disabled b4 setting */
 	out32r(PCIX0_PMM1LA, CFG_PCI_MEMBASE2);	/* PMM0 Local Address */
 	out32r(PCIX0_PMM1PCILA, CFG_PCI_MEMBASE2);	/* PMM0 PCI Low Address */
 	out32r(PCIX0_PMM1PCIHA, 0x00000000);	/* PMM0 PCI High Address */
 	out32r(PCIX0_PMM1MA, 0xE0000001);	/* 512M + No prefetching, and enable region */

 	out32r(PCIX0_PTM1MS, 0x00000001);	/* Memory Size/Attribute */
 	out32r(PCIX0_PTM1LA, 0);	/* Local Addr. Reg */
 	out32r(PCIX0_PTM2MS, 0);	/* Memory Size/Attribute */
 	out32r(PCIX0_PTM2LA, 0);	/* Local Addr. Reg */

 	/*--------------------------------------------------------------------------+
 	 * Set up Configuration registers
 	 *--------------------------------------------------------------------------*/

 	/* Program the board's subsystem id/vendor id */
 	pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
 			      CFG_PCI_SUBSYS_VENDORID);
 	pci_write_config_word(0, PCI_SUBSYSTEM_ID, CFG_PCI_SUBSYS_ID);

 	/* Configure command register as bus master */
 	pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER);

 	/* 240nS PCI clock */
 	pci_write_config_word(0, PCI_LATENCY_TIMER, 1);

 	/* No error reporting */
 	pci_write_config_word(0, PCI_ERREN, 0);

 	pci_write_config_dword(0, PCI_BRDGOPT2, 0x00000101);

 }
 #endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */

 /*************************************************************************
  *  pci_master_init
  *
  ************************************************************************/
 #if defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT)
 void pci_master_init(struct pci_controller *hose)
 {
 	unsigned short temp_short;

 	/*--------------------------------------------------------------------------+
 	  | Write the PowerPC440 EP PCI Configuration regs.
 	  |   Enable PowerPC440 EP to be a master on the PCI bus (PMM).
 	  |   Enable PowerPC440 EP to act as a PCI memory target (PTM).
 	  +--------------------------------------------------------------------------*/
 	pci_read_config_word(0, PCI_COMMAND, &temp_short);
 	pci_write_config_word(0, PCI_COMMAND,
 			      temp_short | PCI_COMMAND_MASTER |
 			      PCI_COMMAND_MEMORY);
 }
 #endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT) */

 /*************************************************************************
  *  is_pci_host
  *
  *	This routine is called to determine if a pci scan should be
  *	performed. With various hardware environments (especially cPCI and
  *	PPMC) it's insufficient to depend on the state of the arbiter enable
  *	bit in the strap register, or generic host/adapter assumptions.
  *
  *	Rather than hard-code a bad assumption in the general 440 code, the
  *	440 pci code requires the board to decide at runtime.
  *
  *	Return 0 for adapter mode, non-zero for host (monarch) mode.
  *
  *
  ************************************************************************/
 #if defined(CONFIG_PCI)
 int is_pci_host(struct pci_controller *hose)
 {
 	/* PCS440EP is always configured as host. */
 	return (1);
 }
 #endif				/* defined(CONFIG_PCI) */

 /*************************************************************************
  *  hw_watchdog_reset
  *
  *	This routine is called to reset (keep alive) the watchdog timer
  *
  ************************************************************************/
 #if defined(CONFIG_HW_WATCHDOG)
 void hw_watchdog_reset(void)
 {

 }
 #endif
	/*
	* (C) Copyright 2006
	* Stefan Roese, DENX Software Engineering, sr@denx.de.
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	#include <common.h>
	#include <ppc4xx.h>
	#include <asm/processor.h>
	#include <spd_sdram.h>

	DECLARE_GLOBAL_DATA_PTR;

	extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS]; /* info for FLASH chips */

	static void set_leds(int val)
	{
	unsigned char led[16] = {0x0, 0x8, 0x4, 0xc, 0x2, 0xa, 0x6, 0xe,
	0x1, 0x9, 0x5, 0xd, 0x3, 0xb, 0x7, 0xf};
	out32(GPIO0_OR, (in32(GPIO0_OR) & ~0x78000000) \| (led[val] << 27));
	}

	int board_early_init_f(void)
	{
	register uint reg;

	set_leds(0); /* display boot info counter */

	/*--------------------------------------------------------------------
	* Setup the external bus controller/chip selects
	-------------------------------------------------------------------/
	mtdcr(ebccfga, xbcfg);
	reg = mfdcr(ebccfgd);
	mtdcr(ebccfgd, reg \| 0x04000000); /* Set ATC */

	/*--------------------------------------------------------------------
	* GPIO's are alreay setup in cpu/ppc4xx/cpu_init.c
	* via define from board config file.
	-------------------------------------------------------------------/

	/*--------------------------------------------------------------------
	* Setup the interrupt controller polarities, triggers, etc.
	-------------------------------------------------------------------/
	mtdcr(uic0sr, 0xffffffff); /* clear all */
	mtdcr(uic0er, 0x00000000); /* disable all */
	mtdcr(uic0cr, 0x00000001); /* UIC1 crit is critical */
	mtdcr(uic0pr, 0xfffffe1f); /* per ref-board manual */
	mtdcr(uic0tr, 0x01c00000); /* per ref-board manual */
	mtdcr(uic0vr, 0x00000001); /* int31 highest, base=0x000 */
	mtdcr(uic0sr, 0xffffffff); /* clear all */

	mtdcr(uic1sr, 0xffffffff); /* clear all */
	mtdcr(uic1er, 0x00000000); /* disable all */
	mtdcr(uic1cr, 0x00000000); /* all non-critical */
	mtdcr(uic1pr, 0xffffe0ff); /* per ref-board manual */
	mtdcr(uic1tr, 0x00ffc000); /* per ref-board manual */
	mtdcr(uic1vr, 0x00000001); /* int31 highest, base=0x000 */
	mtdcr(uic1sr, 0xffffffff); /* clear all */

	/*--------------------------------------------------------------------
	* Setup other serial configuration
	-------------------------------------------------------------------/
	mfsdr(sdr_pci0, reg);
	mtsdr(sdr_pci0, 0x80000000 \| reg); /* PCI arbiter enabled */
	mtsdr(sdr_pfc0, 0x00000100); /* Pin function: enable GPIO49-63 */
	mtsdr(sdr_pfc1, 0x00048000); /* Pin function: UART0 has 4 pins, select IRQ5 */

	return 0;
	}

	int misc_init_r (void)
	{
	uint pbcr;
	int size_val = 0;

	/* Re-do sizing to get full correct info */
	mtdcr(ebccfga, pb0cr);
	pbcr = mfdcr(ebccfgd);
	switch (gd->bd->bi_flashsize) {
	case 1 << 20:
	size_val = 0;
	break;
	case 2 << 20:
	size_val = 1;
	break;
	case 4 << 20:
	size_val = 2;
	break;
	case 8 << 20:
	size_val = 3;
	break;
	case 16 << 20:
	size_val = 4;
	break;
	case 32 << 20:
	size_val = 5;
	break;
	case 64 << 20:
	size_val = 6;
	break;
	case 128 << 20:
	size_val = 7;
	break;
	}
	pbcr = (pbcr & 0x0001ffff) \| gd->bd->bi_flashstart \| (size_val << 17);
	mtdcr(ebccfga, pb0cr);
	mtdcr(ebccfgd, pbcr);

	/* adjust flash start and offset */
	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
	gd->bd->bi_flashoffset = 0;

	/* Monitor protection ON by default */
	(void)flash_protect(FLAG_PROTECT_SET,
	-CFG_MONITOR_LEN,
	0xffffffff,
	&flash_info[1]);

	/* Env protection ON by default */
	(void)flash_protect(FLAG_PROTECT_SET,
	CFG_ENV_ADDR_REDUND,
	CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
	&flash_info[1]);

	return 0;
	}

	int checkboard(void)
	{
	char *s = getenv("serial#");

	printf("Board: PCS440EP");
	if (s != NULL) {
	puts(", serial# ");
	puts(s);
	}
	putc('\n');

	return (0);
	}

	long int initdram (int board_type)
	{
	long dram_size = 0;

	set_leds(1); /* display boot info counter */
	dram_size = spd_sdram();
	set_leds(2); /* display boot info counter */

	return dram_size;
	}

	#if defined(CFG_DRAM_TEST)
	int testdram(void)
	{
	unsigned long mem = (unsigned long )0;
	const unsigned long kend = (1024 / sizeof(unsigned long));
	unsigned long k, n;

	mtmsr(0);

	for (k = 0; k < CFG_KBYTES_SDRAM;
	++k, mem += (1024 / sizeof(unsigned long))) {
	if ((k & 1023) == 0) {
	printf("%3d MB\r", k / 1024);
	}

	memset(mem, 0xaaaaaaaa, 1024);
	for (n = 0; n < kend; ++n) {
	if (mem[n] != 0xaaaaaaaa) {
	printf("SDRAM test fails at: %08x\n",
	(uint) & mem[n]);
	return 1;
	}
	}

	memset(mem, 0x55555555, 1024);
	for (n = 0; n < kend; ++n) {
	if (mem[n] != 0x55555555) {
	printf("SDRAM test fails at: %08x\n",
	(uint) & mem[n]);
	return 1;
	}
	}
	}
	printf("SDRAM test passes\n");
	return 0;
	}
	#endif

	/*************************************************************************
	* pci_pre_init
	*
	* This routine is called just prior to registering the hose and gives
	* the board the opportunity to check things. Returning a value of zero
	* indicates that things are bad & PCI initialization should be aborted.
	*
	* Different boards may wish to customize the pci controller structure
	* (add regions, override default access routines, etc) or perform
	* certain pre-initialization actions.
	*
	************************************************************************/
	#if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
	int pci_pre_init(struct pci_controller *hose)
	{
	unsigned long addr;

	/*-------------------------------------------------------------------------+
	\| Set priority for all PLB3 devices to 0.
	\| Set PLB3 arbiter to fair mode.
	+-------------------------------------------------------------------------*/
	mfsdr(sdr_amp1, addr);
	mtsdr(sdr_amp1, (addr & 0x000000FF) \| 0x0000FF00);
	addr = mfdcr(plb3_acr);
	mtdcr(plb3_acr, addr \| 0x80000000);

	/*-------------------------------------------------------------------------+
	\| Set priority for all PLB4 devices to 0.
	+-------------------------------------------------------------------------*/
	mfsdr(sdr_amp0, addr);
	mtsdr(sdr_amp0, (addr & 0x000000FF) \| 0x0000FF00);
	addr = mfdcr(plb4_acr) \| 0xa0000000; /* Was 0x8---- */
	mtdcr(plb4_acr, addr);

	/*-------------------------------------------------------------------------+
	\| Set Nebula PLB4 arbiter to fair mode.
	+-------------------------------------------------------------------------*/
	/* Segment0 */
	addr = (mfdcr(plb0_acr) & ~plb0_acr_ppm_mask) \| plb0_acr_ppm_fair;
	addr = (addr & ~plb0_acr_hbu_mask) \| plb0_acr_hbu_enabled;
	addr = (addr & ~plb0_acr_rdp_mask) \| plb0_acr_rdp_4deep;
	addr = (addr & ~plb0_acr_wrp_mask) \| plb0_acr_wrp_2deep;
	mtdcr(plb0_acr, addr);

	/* Segment1 */
	addr = (mfdcr(plb1_acr) & ~plb1_acr_ppm_mask) \| plb1_acr_ppm_fair;
	addr = (addr & ~plb1_acr_hbu_mask) \| plb1_acr_hbu_enabled;
	addr = (addr & ~plb1_acr_rdp_mask) \| plb1_acr_rdp_4deep;
	addr = (addr & ~plb1_acr_wrp_mask) \| plb1_acr_wrp_2deep;
	mtdcr(plb1_acr, addr);

	return 1;
	}
	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */

	/*************************************************************************
	* pci_target_init
	*
	* The bootstrap configuration provides default settings for the pci
	* inbound map (PIM). But the bootstrap config choices are limited and
	* may not be sufficient for a given board.
	*
	************************************************************************/
	#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
	void pci_target_init(struct pci_controller *hose)
	{
	/*--------------------------------------------------------------------------+
	* Set up Direct MMIO registers
	--------------------------------------------------------------------------/
	/*--------------------------------------------------------------------------+
	\| PowerPC440 EP PCI Master configuration.
	\| Map one 1Gig range of PLB/processor addresses to PCI memory space.
	\| PLB address 0xA0000000-0xDFFFFFFF ==> PCI address 0xA0000000-0xDFFFFFFF
	\| Use byte reversed out routines to handle endianess.
	\| Make this region non-prefetchable.
	+--------------------------------------------------------------------------*/
	out32r(PCIX0_PMM0MA, 0x00000000); /* PMM0 Mask/Attribute - disabled b4 setting */
	out32r(PCIX0_PMM0LA, CFG_PCI_MEMBASE); /* PMM0 Local Address */
	out32r(PCIX0_PMM0PCILA, CFG_PCI_MEMBASE); /* PMM0 PCI Low Address */
	out32r(PCIX0_PMM0PCIHA, 0x00000000); /* PMM0 PCI High Address */
	out32r(PCIX0_PMM0MA, 0xE0000001); /* 512M + No prefetching, and enable region */

	out32r(PCIX0_PMM1MA, 0x00000000); /* PMM0 Mask/Attribute - disabled b4 setting */
	out32r(PCIX0_PMM1LA, CFG_PCI_MEMBASE2); /* PMM0 Local Address */
	out32r(PCIX0_PMM1PCILA, CFG_PCI_MEMBASE2); /* PMM0 PCI Low Address */
	out32r(PCIX0_PMM1PCIHA, 0x00000000); /* PMM0 PCI High Address */
	out32r(PCIX0_PMM1MA, 0xE0000001); /* 512M + No prefetching, and enable region */

	out32r(PCIX0_PTM1MS, 0x00000001); /* Memory Size/Attribute */
	out32r(PCIX0_PTM1LA, 0); /* Local Addr. Reg */
	out32r(PCIX0_PTM2MS, 0); /* Memory Size/Attribute */
	out32r(PCIX0_PTM2LA, 0); /* Local Addr. Reg */

	/*--------------------------------------------------------------------------+
	* Set up Configuration registers
	--------------------------------------------------------------------------/

	/* Program the board's subsystem id/vendor id */
	pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
	CFG_PCI_SUBSYS_VENDORID);
	pci_write_config_word(0, PCI_SUBSYSTEM_ID, CFG_PCI_SUBSYS_ID);

	/* Configure command register as bus master */
	pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER);

	/* 240nS PCI clock */
	pci_write_config_word(0, PCI_LATENCY_TIMER, 1);

	/* No error reporting */
	pci_write_config_word(0, PCI_ERREN, 0);

	pci_write_config_dword(0, PCI_BRDGOPT2, 0x00000101);

	}
	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */

	/*************************************************************************
	* pci_master_init
	*
	************************************************************************/
	#if defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT)
	void pci_master_init(struct pci_controller *hose)
	{
	unsigned short temp_short;

	/*--------------------------------------------------------------------------+
	\| Write the PowerPC440 EP PCI Configuration regs.
	\| Enable PowerPC440 EP to be a master on the PCI bus (PMM).
	\| Enable PowerPC440 EP to act as a PCI memory target (PTM).
	+--------------------------------------------------------------------------*/
	pci_read_config_word(0, PCI_COMMAND, &temp_short);
	pci_write_config_word(0, PCI_COMMAND,
	temp_short \| PCI_COMMAND_MASTER \|
	PCI_COMMAND_MEMORY);
	}
	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT) */

	/*************************************************************************
	* is_pci_host
	*
	* This routine is called to determine if a pci scan should be
	* performed. With various hardware environments (especially cPCI and
	* PPMC) it's insufficient to depend on the state of the arbiter enable
	* bit in the strap register, or generic host/adapter assumptions.
	*
	* Rather than hard-code a bad assumption in the general 440 code, the
	* 440 pci code requires the board to decide at runtime.
	*
	* Return 0 for adapter mode, non-zero for host (monarch) mode.
	*
	*
	************************************************************************/
	#if defined(CONFIG_PCI)
	int is_pci_host(struct pci_controller *hose)
	{
	/* PCS440EP is always configured as host. */
	return (1);
	}
	#endif /* defined(CONFIG_PCI) */

	/*************************************************************************
	* hw_watchdog_reset
	*
	* This routine is called to reset (keep alive) the watchdog timer
	*
	************************************************************************/
	#if defined(CONFIG_HW_WATCHDOG)
	void hw_watchdog_reset(void)
	{

	}
	#endif